Project Exam #2: Single Cycle MIPS Processor

Objective

In this project exam, you will implement and simulate a single-cycle MIPS processor. You will complete small but essential missing parts of the processor design to make it functional. **Follow** the figure of the MIPS processor provided to guide your implementation.

Your processor will be able to execute the following instructions at the end of this project exam:

- add, sub, and, or, xor, nor, lw, sw, beq, addi

Please advance step by step. Get help from the processor figure supplied in this sheet whenever needed. At the last page you will find MIPS Green Sheet for reference. At page 3, you will find the datapath for the MIPS processor.

Instructions

1. Setup Your Project

- ✓ Create a new project in Quartus.
- ✓ Copy the Verilog files to your project folder and Add them to the created project.
- ✓ Also copy the following memory initialization files to "yourprojectfolder/simulation/modelsim/" or "yourprojectfolder/simulation/questa/" as well. These mem files will be used to initialize the instruction memory, register and data memory respectively:
- 1. data.mem
- 2. reg.mem
- 3. instructions.mem

instructions.mem content is as follows:

```
00000000000000000000000000000000000 // NOP
                                         $s0, $t0, $t1
00000001000010011000000000100000 // ADD
00000001000010011000100000100010 // SUB
                                         $s1, $t0, $t1
00000001000010011001000000100100 // AND
                                         $s2, $t0, $t1
00000001000010011001100000100101 // OR
                                         $s3, $t0, $t1
00000001000010011010000000100110 // XOR
                                         $s4, $t0, $t1
00000001000010011010100000100111 // NOR
                                         $s5, $t0, $t1
10101100000010000000000000001000 // SW
                                         $t0, 8($zero)
10001100000010100000000000001000 // LW
                                         $t2, 8($zero)
0001000100001001000000000000000001 // BEQ
                                         $t1, $t0, 1
0010000000010110000000000010111 // ADDI $t3, $zero, 23
0010000000011000000000000011001 // ADDI $t4, $zero, 25
0010000000011010000000000011011 // ADDI $t5, $zero, 27
```

✓ Set the **SingleCycleMIPS.v** file as the **Top-Level Module** in your project.

✓ You also have a testbench as **Tb.v** which executes the instructions in instructions.mem and write the resultant register and data memory contents to a file under "yourprojectfolder/simulation/modelsim/" or "yourprojectfolder/simulation/questa/" as testbench_output.txt. In order to obtain that file, you must simulate your project using **Tb.v**.

2. Compile the Project

✓ Compile the project to ensure all files are properly linked and there are no syntax errors.

Implementation Tasks

The "SingleCycleMIPS.v" file provided contains commented sections where additional components need to be implemented. Follow the steps below to complete the processor:

Part A: Add Multiplexers

- Figure Implement the multiplexers of the processor as shown in the provided MIPS processor figure.
- You can implement "assign next_pc = pc + 4" in the commented-out section in "SingleCycleMIPS.v" to successfully complete Part A. Because you will not execute beq in Part A.

Part B: Program Counter for Branch Operations

- Change "next_pc" assignment so that the processor can support beq.
- You can see clearly how you must implement "next_pc" logic for branch operations in the datapath figure.

Part C: Implement ADDI Instruction

For this part you must modify "ControlUnit.v".

In MIPS processors, the control unit generates the necessary signals for each instruction to ensure the processor functions correctly. In this section, you are expected to make the necessary adjustments in the control unit to implement the **addi** (Add Immediate) instruction.

About the Control Unit:

The control unit determines which signals the processor will work with. It uses the opcode of a given instruction to generate control signals.

For the addi Instruction:

Determine which values the signals like **RegDst**, **Branch**, **MemRead**, and **MemtoReg** should take to execute this instruction. For example: **reg_write**: Controls whether the result will be written to the register.

addi Instruction:

The opcode value for the **addi** instruction is **6'b001000**.

This instruction adds an immediate (constant) value to a register's value and stores the result in a destination register.

General Format:

addi rt, rs, immediate (R[rt] <- R[rs] + sign_ext_imm)

Where:

rs: Source register

rt: Destination register


immediate: Constant value (signed 16-bit)

Explain Your Code:

Add a brief explanation of the case you implemented, describing how you set the control signals and how these signals affect the processor's operation.

Submission Guidelines

- 1. Compile and simulate your Project, your simulation results will be written in a file called "testbench_output.txt" automatically.
- 2. Make sure you wrote some small comment to explain what you did for your code.
- 3. Compress and upload your Project to the assignment section in the Team.
- 4. If you did not create a Project and compile it successfully, your code will not be evaluated.



MIPS Reference Data



NAME		140	101	chec Data				
NAME	CORE INSTRUCTION SET							
NAME IC MAT OPERATION (in Verilog) (Hex) Add add R R[rd] = R[rs] + R[rt] (1) 0 / 20 Add Immediate addi I R[rt] = R[rs] + R[rt] (1) 0 / 20 Add Unsigned addu R R[rd] = R[rs] + SignExtImm (2) 9 hex And Immediate andi R R[rd] = R[rs] & ZeroExtImm (3) 0 / 21 And Immediate andi I R[rd] = R[rs] & ZeroExtImm (3) 0 / 21 And Immediate andi I R[rd] = R[rs] & ZeroExtImm (3) 0 / 21 And Immediate andi I R[rd] = R[rs] & ZeroExtImm (3) 0 / 21 Branch On Potal beq I if(R[rs] = R[rt]) (4) 4 hex Jump j J PC=PC+4+BranchAddr*4 (4) 5 hex Jump And Link jal J R[rd] = R[rs] = R[rt] (5) 2 hex Jump And Link jal J R[rd] = R[rs] C 2 4 hex		MNE-				OPCODE/		
Add add R R[rd] = R[rs] + R[r] (1) 0 / 20 Add Immediate addi I R[rt] = R[rs] + SignExtImm (1) (2) 8 her Add Imm. Unsigned addu I R[rt] = R[rs] + SignExtImm (2) 9 her And and R R[rd] = R[rs] + R[rt] 0 / 24 And and R R[rd] = R[rs] & R[rt] 0 / 24 And Immediate andi I R[rd] = R[rs] & R[rt] 0 / 24 And Immediate andi I R[rd] = R[rs] & R[rt] 0 / 24 And Immediate andi I R[rd] = R[rs] & R[rt] 0 / 24 Branch On Not Equal beq I if(R[rs] = R[rt]) (4) her Jump j J PC = PC + 4 + Branch Addr * 4 (4) her Jump And Link jal J R[rd] = R[rs] = R[rt] (5) 3 he Jump And Link jal J R[rd] = PC + 3 + C = JumpAddr (5) 3 he Load Unster Unsigned Ihu						FUNCT		
Add Immediate				, ,	(1)	(Hex)		
Add Imm. Unsigned								
Add Unsigned			-					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	•	addiu			(2)	9 _{hex}		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$		
Branch On Equal beq I if(R[rs]==R[rt]) PC=PC+4+BranchAddr*4 (4) PC=PC+4+BranchAddr*4 (5) PC=PC+4+BranchAddr*4 (6) PC=PC+4+BranchAddr*4 (6) PC=PC+4+BranchAddr*4 (6) PC=PC+4+BranchAddr*4 (6) PC=PC+4+BranchAddr*4 (6) PC=PC+4+BranchAddr*4 (6) PC=PC+4+BranchAddr*4 (7) PC=PC+4	And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$		
Branch On Not Equal beq 1 PC=PC+4+BranchAddr*4 (4) 4 4 4 4	And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}		
Jump	Branch On Equal	beq	I		(4)	4 _{hex}		
	Branch On Not Equal	bne	I		(4)	5 _{hex}		
	Jump	j	J	PC=JumpAddr	(5)	2 _{hex}		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Jump And Link	jal	J	R[31]=PC+4;PC=JumpAddr	(5)	3 _{hex}		
Load Byte Unsigned Load Halfword Load Halfword Load Unsigned Load Upper Imm. Load Upper Imm. Load Upper Imm. Load Word L	Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Load Byte Unsigned	lbu	I		(2)	24 _{hex}		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		lhu	I		(2)	25 _{hex}		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f _{hex}		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		$0/27_{hex}$		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d_{hex}		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Set Less Than Imm.	slti	I		(2)	a _{hex}		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		sltiu	I)(6)	b_{hex}		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		eltu	R	$R[rd] = (R[rs] < R[rt]) ? 1 \cdot 0$	(6)	0 / 2b _{hex}		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					(0)			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		sll						
Store Byte sb I $R[\pi](7:0)$ (2) $2^{20} hc$ Store Halfword sh I $M[R[rs]+SignExtImm](15:0) = R[\pi](15:0)$ (2) $2^{9} hc$ Store Word sw I $M[R[rs]+SignExtImm] = R[\pi]$ (2) $2^{9} hc$ Subtract sub R $R[\pi] = R[r] = R[\pi]$ (1) $0/22$ Subtract Unsigned subu R $R[\pi] = R[r] = R[\pi]$ (1) $0/23$ (1) May cause overflow exception (2) $SignExtImm = \{16\{inmediate[15]\}, inmediate\}$ (3) $ZeroExtImm = \{16\{inmediate[15]\}, inmediate, 2'b0 (5) JumpAddr = \{PC[31:28], address, 2'b0 \}$	Shift Right Logical	srl	R			$0/02_{hex}$		
Store Word sw I M[R[rs]+SignExtImm] = R[rt] (2) $2b_{hc}$ Subtract sub R R[rd] = R[rs] - R[rt] (1) $0/22$ Subtract Unsigned subu R R[rd] = R[rs] - R[rt] $0/23$ (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{ib'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 (5) JumpAddr = { PC[31:28], address, 2'b0}	Store Byte	sb	I	R[rt](7:0)	(2)	28 _{hex}		
Subtract sub R R[rd] = R[rs] - R[rt] (1) 0/22 Subtract Unsigned subu R R[rd] = R[rs] - R[rt] 0/23 (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC[31:28], address, 2'b0 }	Store Halfword	sh	I		(2)	29_{hex}		
Subtract Unsigned subu R R[rd] = R[rs] - R[rt] 0 / 23 (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC[31:28], address, 2'b0 }	Store Word	sw	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}		
 (1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 (5) JumpAddr = { PC[31:28], address, 2'b0 } 	Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	$0/22_{\text{hex}}$		
 (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 (5) JumpAddr = { PC[31:28], address, 2'b0 } 	Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{hex}$		
(6) Operands considered unsigned numbers (vs. 2 s comp.	DAGIO INGTOLIC	(2) Sig (3) Zer (4) Bra (5) Jur (6) Op	nExtI roExtI anchA npAde erand	mm = { 16{immediate[15]}, imm fmm = { 16{1b'0}, immediate } ddr = { 14{immediate[15]}, imm dr = { PC[31:28], address, 2'b0 s considered unsigned numbers (v	edia	te, 2'b0 }		

BASIC	INSTRUCTION F	ORMATS
	INTO I HOU I I ON I	CHMAIS

R	opco	de	rs	rt		rd	shamt	funct
	31	26 25	21	20	16 15	11	10 6	5 0
I	opco	de	rs	rt			immediate	•
	31	26 25	21	20	16 15			0
J	opco	de				address		
	31	26 25						0

ARITHMETIC CORE INSTRUCTION SET (2)						
	MNE-		•	FMT / FT/		
	MON-	FOR-		FUNCT		
NAME	IC	MAT	OPERATION	(Hex)		
Branch On FP True		FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/		
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/		
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a		
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b		
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0		
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0		
FP Compare Single	c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y		
FP Compare Double	c.x.d*	FR	FPcond = $(\{F[fs], F[fs+1]\} op \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11//y		
	rle) (op is :	==, <, or <=) (y is 32, 3c, or 3e)			
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3		
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3		
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2		
FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$	11/11//2		
Double			{F[ft],F[ft+1]}			
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1		
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1		
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//		
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35//		
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10		
Move From Lo	mflo	R	R[rd] = Lo	0 ///12		
Move From Control	mfc0	R	R[rd] = CR[rs]	16 /0//0		
Multiply	mult	R	${Hi,Lo} = R[rs] * R[rt]$	0///18		
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)			
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)			
Store FP Double	sdcl	I	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]			

FLOATING POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 1	1 10	6 5 0
FI	opcode	fmt	ft		immedia	te
	31 26	25 21	20 16	15		0

PSEUDO INSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	if(R[rs] >= R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS	
INAME	NOMBER	USE	A CALL?	
\$zero	0	The Constant Value 0	N.A.	
\$at	1	Assembler Temporary	No	
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No	
\$a0-\$a3	4-7	Arguments	No	
\$t0-\$t7	8-15	Temporaries	No	
\$s0-\$s7	16-23	Saved Temporaries	Yes	
\$t8-\$t9	24-25	Temporaries	No	
\$k0-\$k1	26-27	Reserved for OS Kernel	No	
\$gp	28	Global Pointer	Yes	
\$sp	29	Stack Pointer	Yes	
\$fp	30	Frame Pointer	Yes	
\$ra	31	Return Address	No	

Copyright 2005 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 3rd ed.