AXI4-Lite interface memory mapping (byte adressing)

	XXXX6FFFh
Control reg	XXXX6000h
FIFO	XXXX5000h
OP3 4096 bits	XXXX4000h
OP2 4096 bits	XXXX3000h
OP1 2048 bits	XXXX2000h
OP0 4096 bits	XXXX1000h
M 4096 bits	xxxx0000h