

CS 152/252A Computer Architecture and Engineering




Lecture 21: Cache Coherence

Gordon Moore, Intel Co-Founder, Dies at 94

Moore and his longtime colleague Robert Noyce founded Intel in July 1968. Moore and Noyce hired future Intel CEO Andy Grove as the third employee, and the three of them built Intel into one of the world's great companies. Together they became known as the "Intel Trinity," and their legacy continues today.

In addition to Moore's seminal role in founding two of the world's pioneering technology companies, he famously forecast in 1965 that the number of transistors on an integrated circuit would double every year – a prediction that came to be known as Moore's Law.

"All I was trying to do was get that message across, that by putting more and more stuff on a chip we were going to make all electronics cheaper," Moore said in a 2008 interview.






Last Time in Lecture

RISC-V Standard Vectors


The Shift to Multicore

42 Years of Microprocessor Trend Data



Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

Shared-Memory Multiprocessor




How to keep all processors' view of memory coherent and consistent?

Coherence and Consistency

- Shared memory systems:
 - Have multiple private caches for performance reasons
 - Need to provide the illusion of a single shared memory
- Intuition: A read should return the most recently written value
 - What's "most recent"???
- Formally:
 - Coherence: What values can a read return?
 - Concerns reads/writes to a single memory location
 - Consistency: When do writes become visible to reads?
 - Concerns reads/writes to multiple memory locations


The Cache Coherence Problem

- Problem: different cores can observe different values for the same memory location
 - Local caches replicate contents of memory



Snoopy Cache, *Goodman 1983*

- Idea: Have cache watch (or snoop upon) other memory transactions, and then "do the right thing"
- Snoopy cache tags are dual-ported



Snoopy Cache-Coherence Protocols

Write miss:

 the address is invalidated in all other caches before the write is performed

Read miss:


 if a dirty copy is found in some cache, a write-back is performed before the memory is read

Cache State-Transition Diagram

The MSI protocol

Each cache line has state bits


M: Modified




intent to write processor P₁


Two-Processor Example (Reading and writing the same cache line)

P₁ reads P₁ writes P₂ reads P₂ writes P₁ reads P₁ writes P₂ writes P₁ writes





Observation



- If a line is in the M state then no other cache can have a copy of the line!
- Memory stays coherent, multiple differing copies cannot exist


MESI: An Enhanced MSI protocol

increased performance for private data


- Observation: Doing read-modify-write sequences on private data is common?
 - What's the problem with MSI?
- Solution: E state (exclusive, clean)
 - If no other sharers, a read acquires line in E instead of S
 - Write silently cause E -> M (without coherence traffic)

MESI: An Enhanced MSI protocol

increased performance for private data




Optimized Snoop with Level-2 Caches



- Processors often have two-level caches
 - small L1, large L2 (usually both on chip now)
- Inclusion property: entries in L1 must be in L2
 - Miss in L2 \Rightarrow Not present in L1
 - Only if invalidation hits in L2 \Rightarrow probe and invalidate in L1
- Snooping on L2 does not affect CPU-L1 bandwidth

Intervention



When a read-miss for A occurs in cache-2, Cache-2 initiates a read request for A on the bus

- Cache-1 needs to supply & change its state to shared
- The memory may respond to the request also!

Does memory know it has stale data?

Cache-1 needs to *intervene* through memory controller to supply correct data to cache-2

False Sharing

state	line addr	data0	data1	•••	dataN

A cache line contains more than one word

Cache-coherence is done at the line-level and not word-level

Suppose M_1 writes word_i and M_2 writes word_k and i \neq k but both words have the same line address.

What can happen?

Performance of Symmetric Multiprocessors (SMPs)

Cache performance is combination of:

- Uniprocessor cache miss traffic
- Traffic caused by communication
 - Results in invalidations and subsequent cache misses
- Coherence misses
 - Sometimes called a Communication miss
 - 4th C of cache misses along with Compulsory,
 Capacity, & Conflict

Coherency Misses


- True sharing misses arise from the communication of data through the cache coherence mechanism
 - Invalidates due to 1st write to shared line
 - Reads by another CPU of modified line in different cache
 - Miss would still occur if line size were 1 word
- False sharing misses when a line is invalidated because some word in the line, other than the one being read, is written into
 - Invalidation does not cause a new value to be communicated, but only causes an extra cache miss
 - Line is shared, but no word in line is actually shared
 ⇒ miss would not occur if line size were 1 word

Example: True v. False Sharing v. Hit?

- MSI protocol
- Assume x1 and x2 in same cache line.
 P1 and P2 both read x1 and x2 before.


Time	P1	P2	True, False, Hit? Why?
1	Write x1		True miss; invalidate x1 in P2
2		Read x2	False miss; x1 irrelevant to P2
3	Write x1		False miss; x1 irrelevant to P2
4		Write x2	True miss; x2 not writeable
5	Read x2		True miss; x2 invalid in P1

MP Performance 4-Processor Commercial Workload: OLTP, Decision Support (Database), Search Engine



MP Performance 2MiB Cache Commercial Workload: OLTP, Decision Support (Database), Search Engine

• True sharing, false sharing increase going from 1 to 8 CPUs



CS152 Administrivia

- Midterm 2 Tuesday 4/11, 7-9pm
 - covers lectures 11-18, plus associated problem sets, labs, and readings
 - No lecture next Tuesday
 - Discussions this week will go over midterm 2 review

CS252 Administrivia

■ This week: Project Checkpoint

CS252


Scaling Snoopy/Broadcast Coherence

- When any processor gets a miss, must probe every other cache
- Scaling up to more processors limited by:
 - Communication bandwidth over bus
 - Snoop bandwidth into tags
- Can improve bandwidth by using multiple interleaved buses with interleaved tag banks
 - E.g, two bits of address pick which of four buses and four tag banks to use
 (e.g., bits 7:6 of address pick bus/tag bank, bits 5:0 pick byte in 64-byte line)
- Buses don't scale to large number of connections, so can use point-to-point network for larger number of nodes, but then limited by tag bandwidth when broadcasting snoop requests.
- Insight: Most snoops fail to find a match!

Scalable Approach: Directories


- Every memory line has associated directory information
 - keeps track of copies of cached lines and their states
 - on a miss, find directory entry, look it up, and communicate only with the nodes that have copies if necessary
 - in scalable networks, communication with directory and copies is through network transactions
- Many alternatives for organizing directory information

Directory Cache Protocol



 Assumptions: Reliable network, FIFO message delivery between any given source-destination pair

Intel Knights Corner, 2012



https://semiaccurate.com/2012/08/28/intel-details-knights-corner-architecture-at-long-last/


Cache States

- For each cache line, there are 4 possible states:
 - C-invalid (= Nothing): The accessed data is not resident in the cache.
 - C-shared (= Sh): The accessed data is resident in the cache, and possibly also cached at other sites. The data in memory is valid.
 - C-modified (= Ex): The accessed data is exclusively resident in this cache, and has been modified. Memory does not have the most up-to-date data.
 - C-transient (= Pending): The accessed data is in a transient state (for example, the site has just issued a protocol request, but has not received the corresponding protocol reply).


Home directory states

- For each memory line, there are 4 possible states:
 - R(dir): The memory line is shared by the sites specified in dir (dir is a set of sites). The data in memory is valid in this state.
 If dir is empty (i.e., dir = 0), the memory line is not cached by any site.
 - W(id): The memory line is exclusively cached at site id, and has been modified at that site. Memory does not have the most up-to-date data.
 - TR(dir): The memory line is in a transient state waiting for the acknowledgements to the invalidation requests that the home site has issued.
 - TW(id): The memory line is in a transient state waiting for a line exclusively cached at site id (i.e., in C-modified state) to make the memory line at the home site up-to-date.

Read miss, to uncached or shared line



Write miss, to read shared line



Concurrency Management

- Protocol would be easy to design if only one transaction in flight across entire system
- But, want greater throughput and don't want to have to coordinate across entire system
- Great complexity in managing multiple outstanding concurrent transactions to cache lines
 - Can have multiple requests in flight to same cache line!

Acknowledgements

- This course is partly inspired by previous MIT 6.823 and Berkeley CS252 computer architecture courses created by my collaborators and colleagues:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)