



CS 152/252A Computer

Architecture and Engineering

Lecture 19: RISC-V Vectors

NASA Uses RISC-V Vector Spec to Soup Up Space Computers

With the growing demand for applications that require multiple cores and AI, ML, and computer vision capabilities, faster and power-efficient processing is essential. At the same time, companies are looking to simplify design cycles with more portability and re-use, broader extensibility, and more design scalability. The RISC-V Vector spec (RVV) version 1.0, ratified by RISC-V International last December, was created to meet these market requirements and make it easy to implement vector instructions for modern workloads.





Future NASA human spaceflight and robotic science missions will require more powerful space-based computing for autonomy, high-data-rate instruments, and human-robotic interactions.

Credits: NASA



https://www.eetimes.com/nasa-uses-risc-v-vector-spec-to-soup-up-space-computers/

https://www.nasa.gov/directorates/spacetech/game_changing_development/projects/HPSC

Last Time in Lecture

GPU architecture

- Evolved from graphics-only, to more general-purpose computing
- GPUs programmed as attached accelerators, with software required to separate GPU from CPU code, move memory
- Many cores, each with many lanes
 - Thousands of lanes on current high-end GPUs
- SIMT model has hardware management of conditional execution
 - Code written as scalar code with branches, executed as vector code with predication

Last Time in Lecture


Vector supercomputers

- Vector register versus vector memory
- Scaling performance with lanes
- Stripmining
- Chaining
- Masking
- Scatter/Gather

Last Time: Vector Stripmining

Problem: Vector registers have finite length

Solution: Break loops into pieces that fit in registers, "Stripmining"



New RISC-V "V" Vector Extension

- Being added as a standard extension to the RISC-V ISA
 - An updated form of Cray-style vectors for modern microprocessors
 - Appearing in commercial implementations from Alibaba, Andes, Semidynamics, SiFive, ...
 - Basis of European supercomputer initiative (EPI)
- Today, a short tutorial on current standard, v1.0
 - Ratified in December 2021
 - https://github.com/riscv/riscv-v-spec

RISC-V Scalar State

Program counter (pc)

32x32/64-bit integer registers (x0-x31)

• x0 always contains a 0

Floating-point (FP), adds 32 registers (**f0–f31**)

• Each can contain a single- or double-precision FP value (32-bit or 64-bit IEEE FP)

FP status register (fcsr), used for FP rounding mode & exception reporting

ISA string options:

- RV32I (XLEN=32, no FP)
- RV32IF (XLEN=32, FLEN=32)
- RV32ID (XLEN=32, FLEN=64)
- RV64I (XLEN=64, no FP)
- RV64IF (XLEN=64, FLEN=32)
- RV64ID (XLEN=64, FLEN=64)

XLEN-1	0	FLEN-1	0
x0 / zero		fO	
x1		f1	
x2		f2	
x3		f3	
x4		f4	
x5		f5	
x6		f6	
x7		f7	
x8		f8	
x9		f9	
x10		f10	
x11		f11	
x12		f12	
x13		f13	
x14		f14	
x15		f15	
x16		f16	
x17		f17	
x18		f18	
x19		f19	
x20		f20	
x21		f21	
x22		f22	
x23		f23	
x24		f24	
x25		f25	
x26		f26	
x27		f27	
x28		f28	
x29		f29	
x30		f30	
x31		f31	
XLEN		FLEN	
XLEN-1	0	31	0
рс		fcsr	


XLEN

FLEN 1

VIEN 1


Vector Extension Additional State

- 32 vector data registers, **v0**—**v31**, each VLEN bits long
- Vector length register v1
- Vector type register vtype
- Other control registers:
 - vstart
 - For trap handling
 - vrm/vxsat
 - Fixed-point rounding mode/saturation
 - Also appear in separate vcsr
 - vlenb
 - Gives vector length in bytes (read-only)



Vector Type Register (vtype)

Ideally, info would be in instruction encoding, but no space in 32-bit instructions. Planned 64-bit encoding extension would add these as instruction bits.



vsew[2:0] field encodes selected element width (SEW) in bits of elements in vector register (SEW = 8*2^{vsew})

of elements = VLEN/SEW (when LMUL=1)


vlmul[2:0] encodes vector register length multiplier (LMUL = 2^{vlmul} = 1/8 ... 8)

vta specifies tail-agnostic/tail-undisturbed policy

vma specifies *mask-agnostic/mask-undisturbed* policy


v	vsew[2:0]							
0	0	0	8					
0	0	1	16					
0	1	1	32					
1	0	0	64					
1	0	1	128					
1	0	1	256					
1	1	0	512					
1	1	1	1024					

Example Vector Register Data Layouts (LMUL=1)



Setting vector configuration, vsetvli/vsetivli/vsetvl

The **vset{i}vl{i}** configuration instructions set the **vtype** register, and also set the **v1** register, returning the **v1** value in a scalar register



Usually use **register-immediate** form, **vsetvli**, to set **vtype** parameters. **Immediate-immediate** form, **vsetivli**, used when vector length known statically

The **register-register** version **vsetvl** is usually used only for context save/restore

vset{i}vl{i} operation


- The first argument, *rs1* or 5-bit immediate, is the requested application vector length (AVL)
- The type argument (either 10/11-bit immediate or second register *rs2*) indicates how the vector registers should be configured
 - Configuration includes size of each element, SEW, and LMUL value
- The vector length is set to the minimum of requested AVL and the maximum supported vector length (VLMAX) in the new configuration
 - VLMAX = LMUL*VLEN/SEW
 - **v1** = min(AVL, VLMAX)
- The value placed in v1 is also written to the scalar destination register rd
 - Can be used in scalar ops to control loops

Simple stripmined vector memcpy example

```
# void *memcpy(void* dest, const void* src, size_t n)
                      # a0=dest, a1=src, a2=n
                      #
                    memcpy:
Set configuration,
                        mv a3, a0 # Copy destination
calculate vector strip
                    loop:
length
                                                        # Vectors of 8b
                      vsetvli t0, a2, e8,m8,ta,ma
                      vle8.v v0, (a1)
                                                        # Load bytes
Unit-stride
                         add a1, a1, t0
                                                        # Bump pointer
vector load
                        sub a2, a2, t0
                                                        # Decrement count
elements (bytes)
                      vse8.v v0, (a3)
                                                        # Store bytes
                        add a3, a3, t0
                                                        # Bump pointer
  Unit-stride vector
  store elements
                         bnez a2, loop
                                                        # Any more?
  (bytes)
                         ret
                                                        # Return
```

Same binary machine code can run on machines with any VLEN!

Vector Load and Store Instructions



Vector Unit-Stride Loads/Stores

```
# vd destination, rs1 base address, vm is mask encoding (v0.t or <missing>)
vle8.v vd, (rs1), vm # 8-bit unit-stride load
vle16.v vd, (rs1), vm # 16-bit unit-stride load
vle32.v vd, (rs1), vm # 32-bit unit-stride load
vle64.v vd, (rs1), vm # 64-bit unit-stride load
```

```
# vs3 store data, rs1 base address, vm is mask encoding (v0.t or <missing>)
vse8.v      vs3, (rs1), vm # 8-bit unit-stride store
vse16.v      vs3, (rs1), vm # 16-bit unit-stride store
vse32.v      vs3, (rs1), vm # 32-bit unit-stride store
vse64.v      vs3, (rs1), vm # 64-bit unit-stride store
```

Vector Strided Load/Store Instructions

```
# vd destination, rs1 base address, rs2 byte stride
vlse8.v vd, (rs1), rs2, vm # 8-bit strided load
vlse16.v vd, (rs1), rs2, vm # 16-bit strided load
vlse32.v vd, (rs1), rs2, vm # 32-bit strided load
vlse64.v vd, (rs1), rs2, vm # 64-bit strided load
```

```
# vs3 store data, rs1 base address, rs2 byte stride
vsse8.v vs3, (rs1), rs2, vm # 8-bit strided store
vsse16.v vs3, (rs1), rs2, vm # 16-bit strided store
vsse32.v vs3, (rs1), rs2, vm # 32-bit strided store
vsse64.v vs3, (rs1), rs2, vm # 64-bit strided store
```

Vector *Indexed* **Loads/Stores**

```
# vd destination, rs1 base address, vs2 indices
vluxei8.v vd, (rs1), vs2, vm # unordered 8-bit indexed load of SEW data
vluxei16.v vd, (rs1), vs2, vm # unordered 16-bit indexed load of SEW data
           vd, (rs1), vs2, vm # unordered 32-bit indexed load of SEW data
vluxei32.v
vluxei64.v
            vd. (rs1), vs2, vm # unordered 64-bit indexed load of SEW data
# Vector ordered indexed load instructions
# vd destination, rs1 base address, vs2 indices
vloxei8.v vd, (rs1), vs2, vm # ordered 8-bit indexed load of SEW data
vloxei16.v vd, (rs1), vs2, vm # ordered 16-bit indexed load of SEW data
           vd, (rs1), vs2, vm # ordered 32-bit indexed load of SEW data
vloxei32.v
vloxei64.v
           vd, (rs1), vs2, vm # ordered 64-bit indexed load of SEW data
# Vector unordered-indexed store instructions
# vs3 store data, rs1 base address, vs2 indices
vsuxei8.v vs3, (rs1), vs2, vm # unordered 8-bit indexed store of SEW data
vsuxei16.v vs3, (rs1), vs2, vm # unordered 16-bit indexed store of SEW data
vsuxei32.v vs3, (rs1), vs2, vm # unordered 32-bit indexed store of SEW data
vsuxei64.v vs3, (rs1), vs2, vm # unordered 64-bit indexed store of SEW data
# Vector ordered indexed store instructions
# vs3 store data, rs1 base address, vs2 indices
vsoxei8.v vs3, (rs1), vs2, vm # ordered 8-bit indexed store of SEW data
vsoxei16.v vs3, (rs1), vs2, vm # ordered 16-bit indexed store of SEW data
           vs3, (rs1), vs2, vm # ordered 32-bit indexed store of SEW data
vsoxei32.v
vsoxei64.v vs3, (rs1), vs2, vm # ordered 64-bit indexed store of SEW data
```

Vector unordered indexed load instructions

Index data width encoded in instruction, while data size encoded in **vtype.vsew** field

Vector Length Multiplier (LMUL)

- Gives fewer but longer vector registers
 - Called "vector register groups" operate as single vectors
 - Must use even register names only for LMUL=2 (v0, v2, ...), and every fourth register for LMUL=4 (v0, v4, ...), etc.
- Used to 1) accommodate mixed-width operations, and/or
 2) to increase efficiency by using longer vectors when fewer separate registers needed
- Set by vlmul[2:0] field in vtype during vsetvli

vlmul[2:0] LMUL		LMUL	#groups	VLMAX	Registers grouped with register n	
1	0	0	-	-	-	reserved
1	0	1	1/8	32	VLEN/SEW/8	v n (single register in group)
1	1	0	1/4	32	VLEN/SEW/4	v n (single register in group)
1	1	1	1/2	32	VLEN/SEW/2	v n (single register in group)
0	0	0	1	32	VLEN/SEW	v n (single register in group)
0	0	1	2	16	2*VLEN/SEW	v n, v n+1
0	1	0	4	8	4*VLEN/SEW	v n,, v n+3
0	1	1	8	4	8*VLEN/SEW	v n,, v n+7

LMUL=8 stripmined vector memcpy example

```
# void *memcpy(void* dest, const void* src, size_t n)
                       # a0=dest, a1=src, a2=n
                                                                Combine eight vector
                       #
                                                                registers into group
                    memcpy:
Set configuration,
                         mv a3, a0 # Copy destination
                                                                (v0 <- v0,v1,...,v7)
calculate vector strip
                    loop:
length
                       vsetvli t0, a2, e8,m8,ta,ma
                                                         # Vectors of 8b
                       vle8.v v0, (a1)
                                                         # Load bytes
Unit-stride
                         add a1, a1, t0
                                                         # Bump pointer
vector load bytes
                         sub a2, a2, t0
                                                         # Decrement count
                       vse8.v v0, (a3)
                                                         # Store bytes
                         add a3, a3, t0
  Unit-stride vector
                                                         # Bump pointer
  store bytes
                         bnez a2, loop
                                                         # Any more?
                         ret
                                                         # Return
```

Binary machine code can run on machines with any VLEN!

CS152 Administrivia

- Lab 3 due 3/23
 - New fix pushed.
- HW 4 due 3/30
 - You can already start (last week).
 - Ask your question early!
- No real-time lecture this Thursday
 - Watch Turing Award lecture (linked online)
- Enjoy Spring Break!

CS252 Administrivia

- No paper reading this week
- Project update 4/5

CS252

Vector Integer Add Instructions

```
# Integer adds.
vadd.vv vd, vs2, vs1, vm # Vector-vector
vadd.vx vd, vs2, rs1, vm # vector-scalar
vadd.vi vd, vs2, imm, vm
                          # vector-immediate
# Integer subtract
vsub.vv vd, vs2, vs1, vm # Vector-vector
vsub.vx vd, vs2, rs1, vm # vector-scalar
# Integer reverse subtract
vrsub.vx vd, vs2, rs1, vm # vd[i] = rs1 - vs2[i]
vrsub.vi vd, vs2, imm, vm \# vd[i] = imm - vs2[i]
```

Vector FP Add Instructions

```
# Floating-point add
vfadd.vv vd, vs2, vs1, vm  # Vector-vector
vfadd.vf vd, vs2, rs1, vm  # vector-scalar

# Floating-point subtract
vfsub.vv vd, vs2, vs1, vm  # Vector-vector
vfsub.vf vd, vs2, rs1, vm  # Vector-scalar vd[i] = vs2[i] - f[rs1]
vfrsub.vf vd, vs2, rs1, vm  # Scalar-vector vd[i] = f[rs1] - vs2[i]
```

SEW can be 16b, 32b, 64b, 128b for half/single/double/quad FP Scalar values come from floating-point *f* registers

Masking

- Nearly all operations can be optionally under a mask (or predicate) held in vector register v0
- A single *vm* bit in instruction encoding selects whether unmasked or under control of **v**0
- Constrained by encoding space in 32-bit instructions
 - Longer 64-bit encoding extension will support predicate in any register
- Integer and FP compare instructions provided to set masks into any vector register
- Can perform mask logical operations between any vector registers

Integer Compare Instructions

Comparison	Assembler Mapping	Assembler Pseudoinstruction
va < vb va <= vb va > vb va >= vb	<pre>vmslt{u}.vv vd, va, vb, vm vmsle{u}.vv vd, va, vb, vm vmslt{u}.vv vd, vb, va, vm vmsle{u}.vv vd, vb, va, vm</pre>	<pre>vmsgt{u}.vv vd, va, vb, vm vmsge{u}.vv vd, va, vb, vm</pre>
<pre>va < x va <= x va > x va >= x</pre>	<pre>vmslt{u}.vx vd, va, x, vm vmsle{u}.vx vd, va, x, vm vmsgt{u}.vx vd, va, x, vm see below</pre>	
va < i va <= i va > i va >= i	<pre>vmsle{u}.vi vd, va, i-1, vm vmsle{u}.vi vd, va, i, vm vmsgt{u}.vi vd, va, i, vm vmsgt{u}.vi vd, va, i-1, vm</pre>	
	register groups integer register ate	


Mask Logical Operations

```
vmand.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] && vs1.mask[i]
vmnand.mm vd, vs2, vs1 # vd.mask[i] = !(vs2.mask[i] && vs1.mask[i])
vmandn.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] && !vs1.mask[i]
vmxor.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] ^^ vs1.mask[i]
vmor.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] || vs1.mask[i]
vmnor.mm vd, vs2, vs1 # vd.mask[i] = !(vs2.mask[i] || vs1.mask[i])
vmorn.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] || !vs1.mask[i]
vmxnor.mm vd, vs2, vs1 # vd.mask[i] = !(vs2.mask[i] || !vs1.mask[i])
```

Several assembler pseudoinstructions are defined as shorthand for common uses of mask logical operations:

```
vmmv.m vd, vs => vmand.mm vd, vs, vs # Copy mask register
vmclr.m vd => vmxor.mm vd, vd, vd # Clear mask register
vmset.m vd => vmxnor.mm vd, vd, vd # Set mask register
vmnot.m vd, vs => vmnand.mm vd, vs, vs # Invert bits
```

Prestart, Active, Inactive, Body, and Tail Elements



The destination element indices operated on during a vector instruction's execution can be divided into three disjoint subsets.

- The *prestart* elements are those whose element index is less than the initial value in the vstart register. The prestart elements do not raise exceptions and do not update the destination vector register.
- The *body* elements are those whose element index is greater than or equal to the initial value in the vstart register, and less than the current vector length setting in v1. The body can be split into two disjoint subsets:
 - The *active* elements during a vector instruction's execution are the elements within the body and where the current mask is enabled at that element position. The active elements can raise exceptions and update the destination vector register group.
 - The *inactive* elements are the elements within the body but where the current mask is disabled at that element position. The inactive elements do not raise exceptions and do not update any destination vector register group unless masked agnostic is specified (vtype.vma=1), in which case inactive elements may be overwritten with 1s.
- The tail elements during a vector instruction's execution are the elements past the current vector length setting specified in v1. The tail elements do not raise exceptions, and do not update any destination vector register group unless tail agnostic is specified (vtype.vta=1), in which case tail elements may be overwritten with 1s. When LMUL < 1, the tail includes the elements past VLMAX that are held in the same vector register.

Vector Tail Agnostic / Vector Mask Agnostic

Affects the behavior of destination tail and inactive maskedoff elements during execution of vector instructions

- Undisturbed: previous values are preserved
- Agnostic: either left undisturbed or overwritten with 1s

```
vsetvli rd, rs1, e32, m2, ta, ma  # tail agnostic, mask agnostic
vsetvli rd, rs1, e32, m2, tu, ma  # tail undisturbed, mask agnostic
vsetvli rd, rs1, e32, m2, ta, mu  # tail agnostic, mask undisturbed
vsetvli rd, rs1, e32, m2, tu, mu  # tail undisturbed, mask undisturbed
```

Vector Arithmetic Instruction Encodings

31		26	25	24		20	19		15	14		12	11		7	6						0
	funct6		vm		vs2			vs1		0	0	0		vd		1	0	1	0	1	1	1
-	' '	'				'	-		_					<u> </u>				() DPIV\	/		
31		26	25	24		20	19		15	14		12	11		7	6						0_
	funct6		vm		vs2		:	vs1	·	0	0	1		vd / rd		1	0	1	0	1	1	1
		•	•									•			•	•	•		PFV	V	•	
31		26	25	24		20	19		15	14		12	11		7	6						0_
	funct6		vm		vs2			vs1		0	1	0		vd / rd		1	0	1	0	1	1	1
																		C	PMV	V		
31		26_	25	24		20_	19		15	14		12	11		7	6						0
	funct6		vm		vs2			şimm5		0	1	1		vd		1	0	1	0	1	1	1
		•																	OPIV	Ī		
31		26_	25	24		20	19		15	14		12	11		7_	6_						0
	funct6		vm		vs2			rs1		1	0	0		vd		1	0	1	0	1	1	1
									-		-					-) OPIV)	K	-	
31		26_	25	24		20	19		15	14		12	11		7_	6_						0
	funct6		vm		vs2			rs1		1	0	1		vd ,		1	0	1	0	1	1	_ 1
																		(PFV	F		
31	 	26_	25	24		20	19		<u> 15</u>	14		12	11		7	6						0
	funct6		vm		vs2			rs1		1	_ 1	0		vd / rd		1	0	_1_	0	_ 1	_ 1	1
																		C	PMV	X		

Widening Integer Add Instructions

```
# Widening unsigned integer add/subtract, 2*SEW = SEW +/- SEW
vwaddu.vv vd, vs2, vs1, vm # vector-vector
vwaddu.vx vd, vs2, rs1, vm # vector-scalar
vwsubu.vv vd, vs2, vs1, vm # vector-vector
vwsubu.vx vd, vs2, rs1, vm # vector-scalar
# Widening signed integer add/subtract, 2*SEW = SEW +/- SEW
vwadd.vv vd, vs2, vs1, vm # vector-vector
vwadd.vx vd, vs2, rs1, vm # vector-scalar
vwsub.vv vd, vs2, vs1, vm # vector-vector
vwsub.vx vd, vs2, rs1, vm # vector-scalar
# Widening unsigned integer add/subtract, 2*SEW = 2*SEW +/- SEW
vwaddu.wv vd, vs2, vs1, vm # vector-vector
vwaddu.wx vd, vs2, rs1, vm # vector-scalar
vwsubu.wv vd, vs2, vs1, vm # vector-vector
vwsubu.wx vd, vs2, rs1, vm # vector-scalar
# Widening signed integer add/subtract, 2*SEW = 2*SEW +/- SEW
vwadd.wv vd, vs2, vs1, vm # vector-vector
vwadd.wx vd, vs2, rs1, vm # vector-scalar
vwsub.wv vd, vs2, vs1, vm # vector-vector
vwsub.wx vd, vs2, rs1, vm # vector-scalar
```

Widening FP Mul-Add


```
# FP widening multiply-accumulate, overwrites addend
vfwmacc.vv vd, vs1, vs2, vm
                            vfwmacc.vf vd, rs1, vs2, vm
                            \# vd[i] = +(f[rs1] * vs2[i]) + vd[i]
# FP widening negate-(multiply-accumulate), overwrites addend
vfwnmacc.vv vd, vs1, vs2, vm \# vd[i] = -(vs1[i] * vs2[i]) - vd[i]
vfwnmacc.vf vd, rs1, vs2, vm \# vd[i] = -(f[rs1] \# vs2[i]) - vd[i]
# FP widening multiply-subtract-accumulator, overwrites addend
vfwmsac.vv vd, vs1, vs2, vm
                             + vd[i] = +(vs1[i] * vs2[i]) - vd[i] 
vfwmsac.vf vd, rs1, vs2, vm
                             * vd[i] = +(f[rs1] * vs2[i]) - vd[i] 
# FP widening negate-(multiply-subtract-accumulator), overwrites addend
vfwnmsac.vv vd, vs1, vs2, vm \# vd[i] = -(vs1[i] * vs2[i]) + vd[i]
vfwnmsac.vf vd, rs1, vs2, vm \# vd[i] = -(f[rs1] \# vs2[i]) \# vd[i]
```

Mixed-Width Loops

- Have different element widths in one loop, even in one instruction
 - e.g., widening multiply, $16b \times 16b \rightarrow 32b$ product
- Want same number of elements in each vector register, even if different bits/element
- Solution: Keep SEW/LMUL constant

SEW=8b, LMUL=1, VLMAX=16 F E D C B A 9 8 7 6 5 4 3 2 1 0 Byte F E D C B A 9 8 7 6 5 4 3 2 1 0 v1*n+0 SEW=16b, LMUL=2, VLMAX=16 v2 * n + 0 SEW/LMUL=8 8 v2*n+1 Ε D С В SEW=32b, LMUL=4, VLMAX=16

VLEN=128b



v8 * n + 1 3 v8 * n + 2 5 v8 * n + 3 7 8 v8*n+4 9 v8 * n + 5 В v8 * n + 6 D E v8*n+7 F

SAXPY Example

```
# void
# saxpy(size_t n, const float a, const float *x, float *y)
# {
# size_t i;
# for (i=0; i<n; i++)
                          saxpy:
y[i] = a * x[i] + y[i];
                               vsetvli a4, a0, e32, m8, ta,ma # a4 = vl
# }
                                                 # load x
                               vle32.v v0, (a1)
# register arguments:
                               sub a0, a0, a4 \# n = n - v1
    a0
       n
 fa0
                              slli a4, a4, 2
                                                     # multiply by 4 bytes
 a1 x
                               add a1, a1, a4
# a2
                                                      # load y
                               vle32.v v8, (a2)
                               vfmacc.vf v8, fa0, v0
                               vse32.v v8, (a2) # store y
                               add a2, a2, a4
                               bnez a0, saxpy
                               ret
```

Conditional/Mixed Width Example

```
# (int16) z[i] = ((int8) x[i] < 5) ? (int16) a[i] : (int16) b[i];
loop:
   vsetvli t0, a0, e8,m1,ta,ma # Use 8b elements.
   vle8.v v0, (a1) # Get x[i]
    add a1, a1, t0 # x[i] Bump pointer
   vmslt.vi v0, v0, 5 # Set mask in v0
   vsetvli t0, a0, e16,m2,ta,mu # Use 16b elements.
     sub a0, a0, t0 # Decrement element count
    slli t0, t0, 1 # Multiply by 2 bytes
   vle16.v v2, (a2), v0.t # z[i] = a[i] case
   vmnot.m v0, v0 # Invert v0
    add a2, a2, t0 # a[i] bump pointer
   vle16.v v2, (a3), v0.t # z[i] = b[i] case
    add a3, a3, t0 # b[i] bump pointer
   vse16.v v2, (a4) # Store z
     add a4, a4, t0  # z[i] bump pointer
     bnez a0, loop
```

Creative Commons License

- These lecture slides are made available under a CC SY-BA 4.0 license
- https://creativecommons.org/licenses/by-sa/4.0/
- Attribution Title: "RISC-V Vectors, CS152, Spring 2023"
- Attribution Author: Krste Asanović
 - Modified by Albert Ou
- Original content link:

https://inst.eecs.berkeley.edu/~cs152/sp23/