CS152: Section 1

Q1. Architecture vs Microarchitecture

True or **false**: The following is architecturally visible (exposed by the architecture)?

- 1. Register file entries in a classical RISC pipeline
- 2. The stack in a stack architecture
- 3. Pipeline registers
- 4. Branch-delay / load-delay slots
- 5. NOPs
- 6. Pipeline bubbles
- 7. Condition codes, status flags
- 8. Memory address width
- 9. Instruction/data caches

Q2. Microcoded vs Pipelined

1. How does a microcoded machine differ from a classic RISC pipeline?

2. Why is a simpler microarchitecture generally possible with microcoding?

Q3. Microprogramming

Implement a conditional memory-to-memory move instruction in microcode for the single-bus RISC-V machine described in Handout #1. The instruction has the following format:

CMOVM performs the following operation: If the value in rs2 is true (non-zero), then the memory word loaded from the address in rs1 is stored to the address in rd.

Fill in the following table with the microinstructions and control signals. Optimize your microprogram to minimize the number of cycles and to set entries to don't-cares (*) wherever possible.

FETCHO MA := PC;	State	Pseudocode	IdiR	Reg Sel	Reg	en Reg	IdA	g g	ALUOp	en ALU	PI W	Mem	en Mem	lmm Sel	en Imm	µBr	Next State
IR := Mem	FETCH0	MA := PC; A := PC	*	PC	0	-	-	*	*	0	<u></u>	0	0	*	0	z	*
PC:=A+4 0 PC 1 0 0 * INC_A_4 1 * 0 0 µBr to FETCH0 * 0 0 0 * * * 0 0 0 * 0 0 µBr to FETCH0 µBr to F		IR := Mem	_	*	0	0	0	*	*	0	0	0	7	*	0	S	*
#Brto FETCHO * * 0 0 * * 0 0 * * 0 0 * * 0 0 * * * 0 0 0 * * * 0 0 * * 0 0 * * * 0 0 0 * * * 0 0 0 * * 0 0 0 * * 0 0 0 0 * * 0		PC := A + 4	0	PC	1	0	0	*	INC_A_4	_	*	0	0	*	0	D	*
* * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * * 0 * 0 * * 0 * 0 * * 0 * 0 * * 0 * 0 * * 0 *	:																
CMOVMO:	NOP0	µBr to FETCH0	*	*	0	0	*	*	*	0	*	0	0	*	0	ſ	FETCH0
	CMOVM0:																