

# Anomalous GIDL Effect With Back Bias in FinFET: Physical Insights and Compact Modeling

Chetan Kumar Dabhi<sup>1</sup>, Graduate Student Member, IEEE, Ananda S. Roy<sup>2</sup>, Senior Member, IEEE, Lucy Yang, and Yogesh Singh Chauhan<sup>1</sup>, Fellow, IEEE

**Abstract**—In this work, we report a detailed study and modeling of bulk current in the low forward bias region. In the forward bias region, the bulk current shows a gate-induced drain leakage (GIDL) such as strong modulation with gate voltage although from the band alignment one would not expect any tunneling current. We propose physics-based modeling of this effect and derive a compact model for circuit simulators as state-of-the-art compact models are not suitable to capture this effect. The proposed model has been validated with measurement from Intel's bulk FinFET device.

**Index Terms**—Band-to-band tunneling (BTBT), compact model, FinFET, gate-induced drain leakage (GIDL), leakage current, MOSFET, trap-assisted tunneling (TAT), tunneling.

## I. INTRODUCTION

LOW-POWER CMOS technology demands low leakage current, and it is the major concern for the advanced sub-20-nm FinFET technology nodes [1]–[4]. In addition to subthreshold leakage, gate leakage, and junction leakage, gate-induced drain leakage (GIDL) is also detrimental to sub-20-nm technology node, due to the presence of high electric field in gate–drain overlap region [5], [6]. Although GIDL has been extensively studied in the literature for long-channel Bulk MOSFET and advanced FinFET devices [7]–[19], the physical understanding of bulk voltage dependence of GIDL has not received much attention in the literature and none of the works have addressed the gate bias dependence of bulk current in the forward bias region.

Manuscript received December 11, 2020; revised March 13, 2021; accepted May 15, 2021. Date of publication June 7, 2021; date of current version June 23, 2021. This work was supported in part by the Swarnajayanti Fellowship under Grant DST/SJF/ETA-02/2017-18, in part by the Fund for Improvement of S&T Infrastructure in Universities and Higher Educational Institutions (FIST) Scheme, Department of Science and Technology, India, under Grant SR/FST/ETII-072/2016, and in part by the Berkeley Device Modeling Center (BDMC). The review of this article was arranged by Editor B. Iñiguez. (Corresponding author: Chetan Kumar Dabhi.)

Chetan Kumar Dabhi and Yogesh Singh Chauhan are with the Department of Electrical Engineering, IIT Kanpur, Kanpur 208016, India (e-mail: chetan@iitk.ac.in; chauhan@iitk.ac.in).

Ananda S. Roy and Lucy Yang are with Intel Corporation, Hillsboro, OR 97124 USA (e-mail: ananda.s.roy@intel.com; lucy.yang@intel.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2021.3083483>.

Digital Object Identifier 10.1109/TED.2021.3083483




Fig. 1. (a) Measured data of anomalous body current versus back bias in low-field gate–drain overlap region. Measurement data reported in this work are of Intel's state-of-the-art bulk-FinFET devices. (b) Band diagram shows minimal overlapping tunneling states between VB and CB for  $V_{bs} = 0.1$  V and more, i.e., forward bias condition.

Fig. 1(a) shows the GIDL current behavior in a bulk FinFET for forward bias region. The current shows a strong conventional GIDL such as  $V_{gs}$  dependence. However, the band diagram from TCAD simulation in Fig. 1(b) shows that the band overlap in forward bias is minimal to explain the trend using a conventional GIDL-type band-to-band tunneling (BTBT) model. It is interesting to note that industry-standard models, such as BSIM4 [20], Berkeley short-channel IGFET model-common multi-gate (BSIM-CMG) [21], and Penn State Philips (PSP) [22], consider only the BTBT mechanism to model the GIDL effect from [7], and therefore those models cannot physically explain this anomalous  $V_{gs}$  dependence for forward bias bulk current. In this work, we investigate the physical phenomenon responsible for the observed anomalous forward bias body current and present a compact model for the same.

This article is organized as follows. Physical investigation of the anomalous GIDL for low forward bias using calibrated TCAD simulation is presented in Section II. A compact model of back bias-dependent GIDL is proposed in Section III. Anomalous GIDL dependence on temperature is explained in Section IV. Discussion and validation of the proposed unified compact model are presented in Section V. The conclusion is given in Section VI.




Fig. 2. (a) FinFET structure used for simulations with the dimensions as reported in [23] and [24]. (b) Calibrated TCAD simulated GIDL current, indicating anomalous GIDL trends.




Fig. 3. SRH recombination rate in gate-drain overlap region: calibrated FinFET structure at  $V_{bs} = 0.2$  V and (a)–(c)  $V_{gs} = 0, -0.6$ , and  $-0.7$  V. Increase in gate bias at fixed back-gate bias results in increased SRH recombination rate.

## II. TCAD SIMULATIONS AND ANOMALOUS GIDL EFFECT AT LOW GATE–DRAIN OVERLAP FIELD

### A. TCAD Device Calibration

In this work, we use the TCAD simulations to reproduce the measurement trends and investigate the physical reason behind the anomalous body current behavior with back bias. The device architectures shown in Fig. 2(a) are generated by performing 3-D process and device TCAD simulations. The calibrated structure used in this work is the same as in [23]. The calibrated structure uses the field-dependent Shockley–Read–Hall (SRH) recombination and tunneling model to capture the effect of gate–drain overlap field on GIDL.

### B. Physical Phenomenon Responsible for Anomalous GIDL Effect

In our previous work [11], we identified that two physical phenomena, BTBT and trap-assisted tunneling (TAT), were responsible for gate voltage dependence in reverse bias. To understand the origin of the anomalous behavior, we use TCAD to see how they change in the forward bias.

Fig. 2(b) shows that TCAD produces the similar trend observed in measurement data. As we have seen tunneling in this region is negligible, we investigate trapping contribution




Fig. 4. Band diagram with cutline in the  $yz$  plane in low-field gate–drain overlap region. Inset (a): no overlapping states between VB and CB, which implies the absence of direct tunneling component. Inset (b): field variation with change in back-gate bias is negligible except for very large positive back bias value, which makes p–n junction forward biased.

in low forward bias. Fig. 3(a)–(c) shows the increase in SRH recombination rate with increase in  $V_{gs}$ . This increased SRH recombination rate due to increased field leads to current modulation in low forward bias case [25]. Fig. 4 shows the gate–drain overlap region field versus distance plot in the lateral direction along the channel length, at  $V_{gs} = -0.6$  V and  $V_{ds} = 0$  V, and for different back bias values. Inset (a) in Fig. 4 indicates that no overlapping states are available for tunneling between the valence band (VB) and conduction band (CB) for the given back bias values. Unavailability of overlapping states forces electrons to go first to midgap trap state from VB and then tunnel to CB, which is the well-known TAT phenomenon in the low gate–drain overlap field case. In addition, inset (b) in Fig. 4 shows that the peak field variation in the gate–drain overlap region is negligibly small for the given back bias value. At very high back bias ( $V_{bs} > 0.5$  V), the current is dominated by diode current, as shown in Fig. 2(b).

## III. COMPACT MODEL FOR TAT-GIDL AND BTBT-GIDL INCLUDING BACK BIAS EFFECT

### A. TAT-GIDL at Low Gate–Drain Overlap Field

The compact model of TAT-GIDL for reverse bias junction condition, at low-field effect, is presented in [11] and is the special case of the generalized model, which will be presented in this article. Trap generation/recombination current is given by Dabhi *et al.* [11]

$$I_{\text{TAT-GIDL}} = \int_0^{x_n} \Gamma(x) \cdot G_{\text{SRH}}(x) \cdot dx. \quad (1)$$

The function  $\Gamma(x) \cdot G_{\text{SRH}}(x)$  has a maxima at the Si–SiO<sub>2</sub> interface in the overlap region, and depending on the bias condition, its width is determined by either  $\Gamma(x)$  or  $G_{\text{SRH}}(x)$ , where  $x$  is the vertical direction in the gate–drain overlap region, starting from Si–SiO<sub>2</sub> interface. Hence, we approximate  $I_{\text{TAT}}$  as

$$I_{\text{TAT-GIDL}} = \Gamma_{\text{max}} \cdot G_{\text{SRH,max}} \cdot W_{\text{TAT}} \quad (2)$$

where  $W_{TAT}$  is given by Dabhi *et al.* [11]

$$W_{TAT} = \frac{W_{\Gamma} \cdot W_{SRH}}{W_{\Gamma} + W_{SRH}} \quad (3)$$

and  $W_{\Gamma}$  is given as

$$W_{\Gamma} = W_{dep} \cdot (D_{TAT} \cdot h_{max}^{\frac{3}{2}} \cdot + 1)^{-1}. \quad (4)$$

Here

$$\begin{aligned} D_{TAT} &= \frac{F_{nor}}{F_{max}} \\ F_{nor} &= \frac{4}{3} \cdot \frac{\sqrt{2 \cdot m^* \cdot \Delta E^3}}{q \cdot \hbar} \\ \Delta E &= \frac{E_g}{2} \end{aligned} \quad (5)$$

where  $F_{max}$  is the maximum field approximation. The transition from low- to high-field regime for TAT is taken care by  $h_{max}$  [11]. The integration of  $\Gamma(x)$  has already been performed using the above method and maximum field approximation in [11]. From Fig. 4, it is evident that the effect of back bias on gate–drain overlap field is negligible, except for the very high back bias, where the drain-side diode becomes forward biased, and hence, the dependence of  $F_{max}$  on back bias is neglected.  $F_{max}$  and  $\Gamma_{max}$  are the same as in [11] and also reproduced as follows:

$$F_{max} = \frac{\epsilon_{ox}}{\epsilon_{si}} \cdot \frac{\alpha \cdot V_{dg}^2 - \beta \cdot V_{dg} - \gamma}{T_{ox}} \quad (6)$$

where  $\alpha$ ,  $\beta$ , and  $\gamma$  are the temperature-independent parameters

$$\Gamma_{max} = \frac{E_{TAT} \cdot \exp(R_{TAT}) \cdot \text{erfc}[P_{TAT} \cdot (Q_{TAT} - 1)] \cdot \sqrt{\pi}}{2 \cdot P_{TAT}} \quad (7)$$

where

$$\begin{aligned} E_{TAT} &= \frac{\Delta E}{K_B T} \\ P_{TAT} &= \sqrt{\frac{3}{8}} \cdot D_{TAT} \cdot h_{max}^{-\frac{1}{2}} \\ Q_{TAT} &= \frac{4}{3} \cdot \frac{E_{TAT}}{D_{TAT}} \cdot h_{max}^{\frac{1}{2}} - h_{max} \\ R_{TAT} &= \frac{2}{3} \cdot \frac{E_{TAT}^2}{D_{TAT}} \cdot h_{max}^{\frac{1}{2}} - E_{TAT} \cdot h_{max} \\ &\quad + \frac{D_{TAT}}{2} \cdot h_{max}^{\frac{3}{2}}. \end{aligned}$$

As back bias becomes positive, the SRH generation/recombination rate is influenced by drain-side junction diode, and the generalized expression for  $G_{SRH}$  is given by Sze [26]

$$G_{SRH} = \sigma \cdot V_{th} \cdot N_t \cdot n_i(T) \left[ \exp\left(\frac{V_{bd}}{V_t}\right) - 1 \right] r(x) \quad (8)$$

where  $r(x)$  is given as

$$r(x) = [n + p + 2]^{-1} \quad (9)$$

where  $n$  and  $p$  are the electron and the hole concentration in the depletion region inside the gate–drain overlap region, respectively. We assume midgap trap, equal lifetimes of electrons and holes, Boltzmann statistics, and constant quasi-Fermi levels of electrons and holes throughout the depletion




Fig. 5. Band diagram with cutline in the yz plane in high-field gate–drain overlap region. Inset (a): large overlapping band states available between VB and CB, charge carriers tunnel to CB from VB through overlapping band states. Inset (b): field variation with change in back-gate bias is negligible except for the very large positive back bias, which makes p-n junction forward biased.

region.  $G_{SRH}$  attains its maximum value when  $r(x)$  becomes maximum. The function  $r(x)$  peaks up only when the equal concentration of electron and hole is attained, that is

$$n = p = \exp\left(\frac{V_{bd}}{2 \cdot V_t}\right) \quad (10)$$

and the maximum value of  $r(x)$  is given by

$$\max[r(x)] = \frac{1}{2} \cdot \left[ \exp\left(\frac{V_{bd}}{2 \cdot V_t}\right) + 1 \right]^{-1}. \quad (11)$$

Substituting (11) into (8),  $G_{SRH}$  is given by

$$G_{SRH,max} = A_{TAT} \cdot n_i(T) \left[ \exp\left(\frac{V_{bd}}{2 \cdot V_t}\right) - 1 \right] \quad (12)$$


where  $A_{TAT}$  is  $(1/2) \cdot \sigma \cdot V_{th} \cdot N_t$ . Using (3), (7), and (12), the final expression of TAT-GIDL is given as

$$I_{TAT-GIDL} = A_{TAT} \cdot n_i(T) \cdot W_{TAT} \cdot \Gamma_{max} \times \left[ \exp\left(\frac{V_{bd}}{2 \cdot V_t}\right) - 1 \right]. \quad (13)$$

Equation (13) captures the anomalous GIDL (discussed in detail later in Section V), in low forward back-gate bias case, caused by an increasing negative gate bias value and takes care of zero current at zero bias condition. For a specified reverse bias condition, (13) reduces to TAT-GIDL expression in [11].

## B. BTBT-GIDL at High Gate–Drain Overlap Field

At high gate–drain overlap field, band-to-band tunneling current contributes to the GIDL [11]. Previous works on BTBT-GIDL [7], [11], [20]–[22] use an empirical approach to force the GIDL current to zero, at zero  $V_{bd}$ . Body bias dependence of the GIDL current can be physically modeled by the  $D$  function [27]–[29]. However, it is worth noting that the expression presented in [29] cannot be extended directly to forward bias as it does not account for band alignment effect shown in Fig. 5 [inset (a)].




**Fig. 6.** Anomalous body current dependence on temperature, simulated using bulk n-FinFET. As the temperature increases, the absolute increase in current (at fixed back bias with increasing  $V_{gs}$  from 0 to  $-0.7$  V) modulation decreases. (a)–(d) FinFET simulation plots at different temperatures. These plots confirm the reduction in bias-dependent current modulation with increasing temperature. Plots are at  $V_{ds} = 0$  V.

It can be seen in TCAD results of Fig. 5 that the change in gate–drain overlap field with back bias value is negligible, except for the back bias values, for which drain-side diode becomes forward biased (for  $V_{bs} > 0.4$  V, since  $V_{ds} = 0.4$  V, in Fig. 5). Inset (a) of Fig. 5 shows that for high gate–drain overlap field, the significant band states overlap between VB and CB and, hence, contribute to the band-to-band tunneling. For back bias more than 0.4 V [Fig. 5, inset (a)], the drain-side p-n diode becomes forward biased and results in nonoverlapping of band states between VB and CB. The vanishing overlap between VB and CB for forward bias results in zero BTBT tunneling contribution to the GIDL current. The BTBT-GIDL current is given as [11]

$$I_{BTBT-GIDL} = W \cdot D \cdot \frac{A}{B} \cdot F_{max}^2 \cdot \exp\left(-\frac{B}{F_{max}}\right). \quad (14)$$

The  $D$  function in (12) can be deduced as follows [27], [29]:

$$D = \left[ \exp\left(\frac{V_{bd}}{V_t}\right) - 1 \right] \cdot D_{fun}(x) \quad (15)$$



**Fig. 7.** Measured data of Intel's state-of-the-art bulk-nFinFET for anomalous body current dependence on temperature. As the temperature increases, the absolute increase in current (at fixed back bias with increasing  $V_{gs}$  from 0 to  $-1.1$  V) modulation decreases. (a)–(d) FinFET measurement plots at different temperatures. These measurement data confirm the reduction in bias-dependent current modulation with increasing temperature shown in this figure. Plots are at  $V_{ds} = 0$  V.

where  $D_{fun}$  is given by


$$D_{fun}(x) = [n + p + np + 1]^{-1} \quad (16)$$

where  $n$  and  $p$  are the electron and the hole concentrations in the depletion region inside the gate–drain overlap region, respectively. Here, we also assume the midgap trap, equal lifetimes of electrons and holes, Boltzmann statistics, and constant quasi-Fermi levels of electrons and holes throughout the depletion region.  $D_{fun}$  is evaluated as its maximum value times its effective width. In (16), the function,  $(n + p + (np + 1))$ , has a constant factor of  $(np + 1)$  and, hence,  $D_{fun}$  becomes maximum when the condition  $n = p$  is attained, which results in peak BTBT generation rate, and the maximum value of  $D_{fun}$  is given by

$$\max[D_{fun}(x)] = \left[ 2 \cdot \exp\left(\frac{V_{bd}}{2V_t}\right) + \exp\left(\frac{V_{bd}}{V_t}\right) + 1 \right]^{-1}. \quad (17)$$

Taking  $W_{Dfun}$  as the effective width of the  $D_{fun}$  function, the compact equation of BTBT-GIDL, including the back bias





**Fig. 8.** Simplified energy-band diagram in low-field gate-drain overlap region. The nonavailability of overlapping states between VB and CB pushes the electron to go to the CB via the midgap trap. However, at the higher temperature, the electron that is trapped to the trap potential is likely to escape to the CB rather than tunneling to the CB from trap potential well and, hence, TAT is masked by thermionic excitation, and the bias dependence on anomalous body current is diminished in forward biased.

effect, is given by

$$I_{\text{BTBT-GIDL}} = W \cdot \frac{A}{B} \cdot F_{\text{max}}^2 \cdot \exp\left(-\frac{B}{F_{\text{max}}}\right) \cdot W_{\text{Dfun}} \times \frac{\left[\exp\left(\frac{V_{\text{bd}}}{V_t}\right) - 1\right]}{\left[2 \cdot \exp\left(\frac{V_{\text{bd}}}{2V_t}\right) + \exp\left(\frac{V_{\text{bd}}}{V_t}\right) + 1\right]}. \quad (18)$$


The vanishing tunneling probability for BTBT-GIDL, for forward bias drain-side p-n junction case, is assured by using the following smoothing function:

$$I_{\text{BTBT-GIDL-smooth}} = \frac{1}{2}[(a + b) - \sqrt{(a - b)^2 + \Delta^2}] - \frac{1}{2}[b - \sqrt{(b^2 + \Delta^2)}] \quad (19)$$


where  $a = I_{\text{BTBT-GIDL}}$ ,  $b$  is the small positive value to which function is clamped, and  $\Delta$  is the smoothing parameter. The proposed physics-based BTBT-GIDL model takes care of BTBT contribution to GIDL in reverse bias junction condition and gives smooth transition to vanishing tunneling regime for forward bias junction. Zero BTBT-GIDL current is inherently captured by physical formulation of state occupancy factor  $D$ .

#### IV. TEMPERATURE DEPENDENCE OF ANOMALOUS GIDL EFFECT

Gate bias dependence on anomalous forward bias body current for different temperatures is shown in Figs. 6 and 7, for TCAD simulation and the measurement data, respectively. Interestingly, TCAD and measurement data show that the bias dependence of body current decreases with an increase in temperature. The physical reason for this reduced bias dependence is evident from Fig. 8. It indicates that for low-temperature operation, the electron trapped in the potential well of the trap is likely to tunnel to the CB, and as the gate bias increases,



**Fig. 9.** Peak SRH recombination rate in gate-drain overlap region corresponding to the body current simulation shown in Fig. 7(a)-(d) at different temperatures and constant back bias of 0.2 V. An absolute reduction in SRH recombination rate (with increasing gate bias from 0 and -0.7 V) with the increase in temperature explains the reduction in gate bias dependence on current modulation with increased temperature.



**Fig. 10.** Validation of developed TAT-GIDL model with the measured data of Intel's state-of-the-art bulk-pFinFET at (a) -10 °C, (b) 25 °C, (c) 70 °C, and (d) 110 °C.

the resultant increased field gives rise to an elevated SRH recombination rate and, hence, increased anomalous body current. However, at high temperatures, the trapped electron is more likely to escape from the trap to the CB due to thermionic excitation rather than tunneling into the CB. For this reason, the temperature dependence of TAT is too weak [19], [27]. For elevated temperature operation, the presence of thermionic excitation masks the TAT phenomena, and as a result, the bias sensitivity to the TAT reduces [19].

Fig. 9 confirms this hypothesis using TCAD by showing that as the temperature increases, the absolute increase in




Fig. 11. Validation of developed TAT-GIDL model with the measured data of Intel's state-of-the-art bulk-nFinFET at (a)  $-10^\circ\text{C}$ , (b)  $25^\circ\text{C}$ , (c)  $70^\circ\text{C}$ , and (d)  $110^\circ\text{C}$ .




Fig. 12. Validation of the developed TAT-GIDL model with the calibrated TCAD simulations of GIDL current, indicating anomalous GIDL trends in bulk-nFinFET at  $25^\circ\text{C}$ . Line: model. Symbol: TCAD data. The model parameters are extracted at  $25^\circ\text{C}$ , but for the other temperatures, the developed model captures the temperature dependence without any additional parameter. Extracted values of parameters:  $A_{\text{TAT}} = (1/2)\sigma V_t N_t = 1.5 \times 10^6 \text{ S}^{-1}$ ,  $\tau = (2/(\sigma V_t N_t))$  = carrier lifetime =  $0.6 \times 10^{-6} \text{ S}$ . Maximum field approximation related parameters:  $\alpha = 0.5 \text{ V}^{-1}$ ,  $\beta = -0.97$ , and  $\gamma = -1.019 \text{ V}$ .

SRH recombination rate (with increasing gate bias from 0 and  $-0.7 \text{ V}$ ) decreases. As a result, the gate bias sensitivity is decreasing with an increase in temperature.

## V. COMPACT MODEL VALIDATION AND DISCUSSION

The developed model is validated with the measurement data of bulk-FinFET devices fabricated by Intel. Figs. 10 and 11 show the model predictions for p-type and n-type FinFETs, respectively. The measured data in these figures show that the sensitivity of current modulation with increasing  $V_{\text{gs}}$  for both nFinFET and pFinFET is reducing with increasing temperature, and the proposed model captures this physical behavior accurately. Fig. 12 shows the model validation with the TCAD simulation, where it can be seen that the developed model captures the TCAD simulations accurately. Instead of using an empirical approach like used in state-of-the-art compact models, the physics-based model developed in this work provides a smooth transition from tunneling regime in reverse and zero bias junction to vanishing tunneling regime in the forward bias junction condition and ensures zero current at zero  $V_{\text{bd}}$  value.

## VI. CONCLUSION

In the low forward bias region, one would expect reduced tunneling current from band alignment, but measurement shows a strong gate bias dependence in low forward bias region. Industry-standard models either have problematic behavior in this region or do not recognize the band alignment aspect in low forward bias region. We showed that TAT successfully explains this anomalous behavior through the gate voltage dependence of peak electric field. Using this insight, we propose a compact model that accurately captures the behavior observed in measurements and improves the state of the art of forward bias bulk current modeling.

## ACKNOWLEDGMENT

The authors are grateful for the help and advice of Daniel S. Lea during Intel's state-of-the-art devices' measurement. The authors would like to thank Dr. Sarvesh S. Chauhan for reading the article and providing valuable feedback.

## REFERENCES

- [1] P. Kerber, Q. Zhang, S. Koswatta, and A. Bryant, "GIDL in doped and undoped FinFET devices for low-leakage applications," *IEEE Electron Device Lett.*, vol. 34, no. 1, pp. 6–8, Jan. 2013, doi: [10.1109/LED.2012.2224089](https://doi.org/10.1109/LED.2012.2224089).
- [2] H.-S. Byun, W.-S. Lee, J.-W. Lee, K.-H. Lee, Y.-K. Park, and J.-T. Kong, "3-dimensional analysis on the GIDL current of body-tied triple gate FinFET," in *Proc. Int. Conf. Simul. Semiconductor Processes Devices*, Monterey, CA, USA, Sep. 2006, pp. 267–270, doi: [10.1109/SISPAD.2006.282887](https://doi.org/10.1109/SISPAD.2006.282887).
- [3] B. D. Gaynor and S. Hassoun, "Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design," *IEEE Trans. Electron Devices*, vol. 61, no. 8, pp. 2738–2744, Aug. 2014, doi: [10.1109/TED.2014.2331190](https://doi.org/10.1109/TED.2014.2331190).
- [4] T. Hoffmann *et al.*, "GIDL (gate-induced drain leakage) and parasitic Schottky barrier leakage elimination in aggressively scaled  $\text{HfO}_2/\text{TiN}$  FinFET devices," *IEDM Tech. Dig.*, Washington, DC, USA, 2005, pp. 725–728, doi: [10.1109/IEDM.2005.1609455](https://doi.org/10.1109/IEDM.2005.1609455).
- [5] W.-C. Lee and C. Hu, "Modeling gate and substrate currents due to conduction- and valence-band electron and hole tunneling [CMOS technology]," in *Proc. Symp. VLSI Technology. Dig. Tech. Papers*, Jun. 2000, pp. 198–199, doi: [10.1109/VLSIT.2000.852824](https://doi.org/10.1109/VLSIT.2000.852824).
- [6] J. C. Liao *et al.*, "Investigation of bulk traps enhanced gate-induced leakage current in Hf-based MOSFETs," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 509–511, May 2008.

- [7] J. Chen, T. Y. Chan, I. C. Chen, P. K. Ko, and C. Hu, "Sub-breakdown drain leakage current in MOSFET," *IEEE Electron Device Lett.*, vol. EDL-8, no. 11, pp. 515–517, Nov. 1987, doi: [10.1109/EDL.1987.26713](https://doi.org/10.1109/EDL.1987.26713).
- [8] M. Tanizawa, M. Ikeda, N. Kotani, K. Tsukamoto, and K. Horie, "A complete substrate current model including band-to-band tunneling current for circuit simulation," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 12, no. 11, pp. 1749–1757, Nov. 1993.
- [9] S. A. Parke, J. E. Moon, H. C. Wann, P. K. Ko, and C. Hu, "Design for suppression of gate-induced drain leakage in LDD MOSFETs using a quasi-two-dimensional analytical model," *IEEE Trans. Electron Devices*, vol. 39, no. 7, pp. 1694–1703, Jul. 1992.
- [10] S. Geissler, B. Porth, J. Lasky, J. Johnson, and S. Voldman, "A new three-dimensional MOSFET gate-induced drain leakage effect in narrow deep submicron devices," in *IEDM Tech. Dig.*, Washington, DC, USA, 1991, pp. 839–842, doi: [10.1109/IEDM.1991.235294](https://doi.org/10.1109/IEDM.1991.235294).
- [11] C. K. Dabhi, A. S. Roy, and Y. S. Chauhan, "Compact modeling of temperature-dependent gate-induced drain leakage including low-field effects," *IEEE Trans. Electron Devices*, vol. 66, no. 7, pp. 2892–2897, Jul. 2019, doi: [10.1109/TED.2019.2918332](https://doi.org/10.1109/TED.2019.2918332).
- [12] V. A. Tiwari, D. Jaeger, A. Scholze, and D. R. Nair, "Analysis of gate-induced drain leakage mechanisms in silicon-germanium channel pFET," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1270–1277, May 2014, doi: [10.1109/TED.2014.2312883](https://doi.org/10.1109/TED.2014.2312883).
- [13] X. Yuan *et al.*, "Gate-Induced-drain-leakage current in 45-nm CMOS technology," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 3, pp. 501–508, Sep. 2008, doi: [10.1109/TDMR.2008.2002350](https://doi.org/10.1109/TDMR.2008.2002350).
- [14] H. Park and B. Choi, "Gate-induced drain leakage current of MOSFET with junction doping dependence," in *Proc. Int. Semiconductor Device Res. Symp. (ISDRS)*, College Park, MD, USA, Dec. 2011, pp. 1–2, doi: [10.1109/ISDRS.2011.6135291](https://doi.org/10.1109/ISDRS.2011.6135291).
- [15] P. T. Lai, J. P. Xu, W. M. Wong, H. B. Lo, and Y. C. Cheng, "Correlation between hot-carrier-induced interface states and GIDL current increase in n-MOSFET's," *IEEE Trans. Electron Devices*, vol. 45, no. 2, pp. 521–528, Feb. 1998, doi: [10.1109/16.658689](https://doi.org/10.1109/16.658689).
- [16] A. Touhami and A. Bouhdada, "Impact of interface traps on gate-induced drain leakage current in *n*-type metal oxide semiconductor field effect transistor," *Int. J. Electron.*, vol. 92, no. 9, pp. 539–552, Sep. 2005, doi: [10.1080/002071710500092677](https://doi.org/10.1080/002071710500092677).
- [17] T.-E. Chang, C. Huang, and T. Wang, "Mechanisms of interface trap-induced drain leakage current in off-state n-MOSFET's," *IEEE Trans. Electron Devices*, vol. 42, no. 4, pp. 738–743, Apr. 1995, doi: [10.1109/16.372079](https://doi.org/10.1109/16.372079).
- [18] R. Inagaki, M. Miura-Mattausch, and Y. Inoue, "A GIDL-current model for advanced MOSFET technologies implemented into HiSIM2," in *Proc. Int. Conf. Commun., Circuits Syst.*, Kokura, Japan, 2007, pp. 1057–1061, doi: [10.1109/ICCCAS.2007.4348228](https://doi.org/10.1109/ICCCAS.2007.4348228).
- [19] F.-M. Ciou *et al.*, "Investigation of HCD- and NBTI-induced ultralow electric field GIDL in 14-nm technology node FinFETs," *IEEE Trans. Electron Devices*, vol. 67, no. 7, pp. 2697–2701, Jul. 2020, doi: [10.1109/TED.2020.2992004](https://doi.org/10.1109/TED.2020.2992004).
- [20] C. K. Dabhi. (2017). *BSIM 4.8.1 Technical Manual*. [Online]. Available: <http://bsim.berkeley.edu/models/bsim4/>
- [21] S. Khandelwal. (2015). *BSIM-CMG 110.0.0 Technical Manual*. [Online]. Available: <http://bsim.berkeley.edu/models/bsimcmg/>
- [22] G. Gildenblat *et al.*, "PSP: An advanced surface-potential-based MOSFET model for circuit simulation," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 1979–1993, Sep. 2006, doi: [10.1109/TED.2005.881006](https://doi.org/10.1109/TED.2005.881006).
- [23] S. Mishra *et al.*, "A simulation study of NBTI impact on 14-nm node FinFET technology for logic applications: Device degradation to circuit-level interaction," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 271–278, Jan. 2019, doi: [10.1109/TED.2018.2875813](https://doi.org/10.1109/TED.2018.2875813).
- [24] S. Natarajan *et al.*, "A 14 nm logic technology featuring 2<sup>nd</sup>-generation FinFET air-gapped interconnects self-aligned double patterning and a 0.0588  $\mu\text{m}^2$  SRAM cell size," *IEDM Tech. Dig.*, Dec. 2014, pp. 3.7.1–3.7.3.
- [25] A. J. Scholten, G. D. J. Smit, M. Durand, R. Van Langevelde, and D. B. M. Klaassen, "The physical background of JUNCAP2," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2098–2107, Sep. 2006.
- [26] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. Hoboken, NJ, USA: Wiley, 1981.
- [27] G. A. M. Hurkx, D. B. M. Klaassen, and M. P. G. Knuvers, "A new recombination model for device simulation including tunneling," *IEEE Trans. Electron Devices*, vol. 39, no. 2, pp. 331–338, Feb. 1992, doi: [10.1109/16.121690](https://doi.org/10.1109/16.121690).
- [28] E. Kane, "Theory of tunneling," *J. Appl. Phys.*, vol. 32, no. 1, pp. 83–89, 1961.
- [29] *Sentaurus Device User Guide, Version M-2016.12*, Synopsys, Mountain View, CA, USA, Dec. 2016.