IEEE JOURNALS

References:

- [1] Taner Cevik , Nazife Cevik , Jawad Rasheed, Tunc Asuroglu , Shtwai Alsubai and Mehmet Turan ," Reversible Logic-Based Hexel Value Differencing—A Spatial Domain Steganography Method For Hexagonal Image Processing", in *IEEE Access* , 25 October 2023 , vol.11 ,pp. 118186-118203.
- [2] Syed Farah Naz and Ambika Prasad Shah ," Reversible Gates: A Paradigm Shift in Computing", in *IEEE Open Journal Of Circuits And Systems*, 15 August 2023 ,vol. 4, pp.241-257.
- [3] Yury Mikhaylov, Giampaolo Buticchi and Michael Galea, "A Gate Driver For Parallel Connected MOSFETs With Crosstalk Suppression", in *IENERGY*, vol.2, September 2023, pp. 240–250.
- [4] Anna Bernasconi , Alessandro Berti , Valentina Ciriani , Gianna M. Del Corso and Innocenzo Fulginiti, "XOR-AND-XOR Logic Forms for Autosymmetric Functions and Applications to Quantum Computing" , in *IEEE Transactions On Computer-Aided Design Of Integrated Circuits and Systems*, vol. 42, No. 6, June 2023 , pp. 1861-1872.
- [5] Asma Taheri Monfared , Valentina Ciriani , Tommi Mikkonen and Majid Haghparast, "Quaternary Reversible Circuit Optimization for Scalable Multiplexer and Demultiplexer" , in *IEEE Access* ,8 May 2023, vol. 11, pp. 46592- 46603.
- [6] Young-Min Jun And In-Chan Choi, "Optimal Multi-Bit Toffoli Gate Synthesis", in *IEEE Access*, 9 February 2023, vol. 11, pp. 27342-27351.
- [7] Song-Hyeon Kuk, Seungmin Han, Dong Hyun Lee, Bong Ho Kim, Joonsup Shim, Min Hyuk Park, Jae-Hoon Han and Sang-Hyeon Kim," Logic And Memory Ferroelectric Field-Effect-Transistor Using Reversible And Irreversible Domain Wall Polarization", in *IEEE Electron Device Letters*, vol. 44, No. 1, January 2023, pp.36-39.
- [8] Hai-Sheng Li, "The Optimization and Application of 3-Bit Hermitian Gates and Multiple Control Toffoli Gates", in *IEEE Transactions On Quantum Engineering*, 29 September 2022,vol. 3, pp. 3102715-3102715.
- [9] Hieu Nguyen And Linh H. Tran ," Synthesis of Reversible and Quantum Circuit Using ROCBDD and Mixed-Polarity Toffoli Gate" ,in *IEEE Access*, September 29, 2021, vol. 9, pp. 135432-135439.
- [10] Sithara Raveendran , Pranose J. Edavoor , Y. B. Nithin Kumar And M. H. Vasantha ," Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic", in *IEEE Access* , July 28, 2021, vol. 9, pp. 108119- 108130.

- [11] Timothée Goubault De Brugière ,Marc Baboulin, Benoît Valiron, Simon Martiel, and Cyril Allouche ," Reducing the Depth of Linear Reversible Quantum Circuits", in *IEEE Transactions On Quantum Engineering*, July 7, 2021, vol. 2, pp. 3102422-3102444.
- [12] Chetan Kumar Dabhi, Ananda S. Roy, Lucy Yang, and Yogesh Singh Chauhan," Anomalous Gidl Effect with Back Bias in FINFET: Physical Insights and Compact Modeling", in *IEEE Transactions On Electron Devices*, vol. 68, No. 7, pp. 3261-3267.
- [13] Ahmed Moustafa and Ahmed Younes, "Efficient Synthesis of Reversible Circuits Using Quantum Dot Cellular Automata", in *IEEE Access*, May 25, 2021, vol. 9, pp. 76662-76673.
- [14] Kevin D. Osborn and Waltraut Wustmann," Reversible Fluxon Logic with Optimized CNOT Gate Components", in *IEEE Transactions On Applied Superconductivity*, vol. 31, No. 2, March 2021, pp. 1300213-1300225.
- [15] Seong-Min Cho , Aeyoung Kim , Dooho Choi , Byung-Soo Choi and Seung-Hyun Seo, "Quantum Modular Multiplication" , in *IEEE Access* , November 18, 2020, vol.8 ,pp. 213244-213252.
- [16] Sithara Raveendran, Pranose J. Edavoor, Nithin Y. B. Kumar and M. H. Vasantha," An Approximate Low-Power Lifting Scheme Using Reversible Logic ", in *IEEE Access*, October 6, 2020, vol.8,pp. 183367- 183377.
- [17] Jiaqing Jiang, Xiaoming Sun, Yuan Sun, Kewen Wu and Zhiyu Xia, "Structured Decomposition For Reversible Boolean Functions", in *IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems*, October 2020, vol. 39, No. 10, pp.2410-2412.
- [18] Bikash Debnath , Jadav Chandra Das , Debashis De , Ferial Ghaemi , Ali Ahmadian and Norazak Senu ," Reversible Palm Vein Authenticator Design with Quantum Dot Cellular Automata for Information Security in Nanocommunication Network", in *IEEE Access* , September 22, 2020 ,vol. 8,pp. 174821-174832.
- [19] Jeferson F. Chaves, Marco A. Ribeiro, Frank Sill Torres, and Omar P. Vilela Neto, "Designing Partially Reversible Field-Coupled Nanocomputing Circuits", in *IEEE Transactions On Nanotechnology*, vol. 18,2019, pp.589-597.
- [20] Sajjad Parvin and Mustafa Altun," Perfect Concurrent Fault Detection in CMOS Logic Circuits Using Parity Preservative Reversible Gates ", in *IEEE Access*, November 4, 2019, vol. 7, pp. 163939- 163947.
- [21] Hari Mohan Gaur, Ashutosh Kumar Singh, And Umesh Ghanekar," Design of Reversible Arithmetic Logic Unit With Built-In Testability ", in *IEEE Design & Test*, September/October 2019.
- [22] A. N. Nagamani, S. N. Anuktha, N. Nanditha and Vinod Kumar Agrawal, "A Genetic Algorithm-Based Heuristic Method for Test Set Generation in Reversible Circuits" in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, No. 2, February 2018, pp.324-336.

- [23] Arman Roohi, Ramtin Zand, Shaahin Angizi, and Ronald F. Demara, "A Parity-Preserving Reversible QCA Gate with Self-Checking Cascadable Resiliency", in *IEEE Transaction On Emerging Topics in Computing*, 21 July 2016, vol.6, No. 4,pp.450-459.
- [24] Kamalika Datta, Indranil Sengupta, and Hafizur Rahaman, "A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines", in *IEEE Transactions on Computers*, vol. 64, No. 4, April 2015,pp. 1208-1214.
- [25] Mozammel H A Khan, "Design Of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions", in *IEEE Transactions On Very Large Scale Integration (VLSI) Systems*, vol. 22, No. 11, November 2014, pp. 2278-2286.
- [26] Shu Nakaharai, Tomohiko Iijima, Shinichi Ogawa, Song-Lin Li, Kazuhito Tsukagoshi, Shintaro Sato, And Naoki Yokoyama," Electrostatically Reversible Polarity of Dual-Gated Graphene Transistors", in *IEEE Transactions on Nanotechnology*, vol. 13, No. 6, November 2014, pp.1039-1043.
- [27] Purnima Sethi And Sukhdev Roy, "All-Optical Ultrafast Switching in 2×2 Silicon Microring Resonators and its Application to Reconfigurable Demux/Mux and Reversible Logic Gates", in *Journal of Lightwave Technology*, vol. 32, No. 12, June 15, 2014, pp. 2173-2180.
- [28] Himanshu Thapliyal, Nagarajan Ranganathan, and Saurabh Kotiyal," Design of Testable Reversible Sequential Circuits", in IEEE *Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 21, No. 7, July 2013,pp.1201-1209.
- [29] Oleg Golubitsky and Dmitri Maslov, "A Study of Optimal 4-Bit Reversible Toffoli Circuits and their Synthesis", in *IEEE Transactions on Computers*, vol. 61, No. 9, September 2012, pp. 1341-1353.
- [30] Tanay Chattopadhyay," All-Optical Modified Fredkin Gate", in *IEEE Journal Of Selected Topics in Quantum Electronics*, vol. 18, No. 2, March/April 2012, pp. 585-592.
- [31] Sk. Noor Mahammad and Kamakoti Veezhinathan," Constructing Online Testable Circuits Using Reversible Logic ", in *IEEE Transactions on Instrumentation and Measurement*, vol. 59, No. 1, January 2010, pp. 101-109.
- [32] Himanshu Thapliyal And Nagarajan Ranganathan, "Reversible Logic-Based Concurrently Testable Latches for Molecular QCA", in *IEEE Transactions on Nanotechnology*, vol. 9, No. 1, January 2010 ,pp.62-69.
- [33] Pallav Gupta, Abhinav Agrawal, and Niraj K. Jha," An Algorithm for Synthesis of Reversible Logic Circuits", in *IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems*, vol. 25, No. 11, November 2006, pp. 2317-2330.
- [34] Dmitri Maslov, Gerhard W. Dueck, and D. Michael Miller," Toffoli Network Synthesis with Templates", in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 24, No. 6, June 2005, pp. 807-817.

- [35] Dmitri Maslov, Gerhard W. Dueck, And D. Michael Miller, "Synthesis of Fredkin–Toffoli Reversible Networks", in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 13, No. 6, June 2005, Pp. 765-769.
- [36] Vivek V. Shende, Aditya K. Prasad, Igor L. Markov and John P. Hayes," Synthesis of Reversible Logic Circuits", in *IEEE Transactions on Computer-Aided Design of Integrated Circuits And Systems*, vol. 22, No. 6, June 2003, pp. 710-722.
- [37] Joonho Lim, Dong-Gyu Kim, And Soo-Ik Chae, "A 16-Bit Carry-LookAhead Adder Using Reversible Energy Recovery Logic For Ultra-Low-Energy Systems", in *IEEE Journal of Solid-State Circuits*, vol. 34, No. 6, June 1999, pp.898-903.