



Our submission attempted and completed all three basic tasks, but we attempted none of the extension tasks.

The CPU has 4 stages: Instruction Fetch (IF), Instruction Decode (ID), Execution (EX) and Write Back (WB). The main difference between this design and the one discussed in the lectures is the merging of EX and MEM stage. This is because in QuAC ISA, every single instruction only requires one of ALU computation and RAM accessing. Because of the merging, there will not be any load-use hazard.

The pipelined version was modified from the single-cycle version. Before doing anything realistic, we first worked out what the data flow of the pipelined CPU should be like.



Based on this, we first rearranged the layout of the CPU and added the stage buffers, which completed task 1.



It is necessary to add forwarding to resolve RAW hazard between WB and EX.



The clock rate is basically upper-bounded by the speed of reading/writing of the RAM. And there's hardly any improvement to be made unless making it out-of-order.