Reg. No.:

Name:



Continuous Assessment Test I – September 2022

Programme	: BAI/BCE/BPS/BRS		Semester		FS 2022-23
Course : Digital System Design			Code	:	BECE102L
	Digital System Design	1 System Design		:	
Faculty	:		Slot	:	E1+TE1
Time	: 90 Minutes		Max. Marks	:	50

Q.No.	Sub- divisi on	Question Text	Marks
1.		a) Reduce the following Boolean expressionsWXY'Z+W'XZ+WXYZb) Express the given function as in a) in POS form	[2] +
2.		$F(A, B,C,D) = \pi(1,4,6,12,14)$	[3] [5]
		 i) Simplify the given Boolean function in SOP form using K-Map. ii) Draw a CMOS logic circuit for this simplified expression. (Assume both true and complementary inputs are available) 	+ [5]
3.		Consider the combinational circuit shown a b c d a b b f	[5]
		Determine the truth table for the output F as a function of the four inputs.	
4.		For the functionality defined by the minterms $F1 = \sum (1,2,3,6,8,9,10,12,13,14)$, write the Verilog program using (a)Behavioral and (b) dataflow modelling	[10]
5.		Identify the errors in the Verilog program given below for the Boolean expression $F = (A + \overline{CD})(\overline{A} + B)$. Module test (a, b, c, d, F) input a,b,c,d ; output F ; reg $f1,f2,f3,f4$; not $g1(f1,a)$;	[10]

	nand g2(f2,c,d); or g3(f1,f3,b);	
	or g3(f4,a,f2);	
	nand(F, f3, f4)	
	end module	
	Check for both syntactic and logical errors, Correct it.	
6.	Design a full-subtractor circuit and implement the same a) Using suitable decoder.b) Using NAND only	[10]
	Total Marks	[50]





Continuous Assessment Test - 1 (CAT 1) - March 2023

	Continuous Assessment	A STATE OF THE PARTY OF THE PAR		1111 m 4 m 177 - 7 4
		Semester		Winter 22-23
e B. Tech CSE & Splns		Code		BECE102L
	Digital Systems Design	Slot	•	B1+TB1
		Class Nbr	1:	CH2022232300193 CH2022232300530
	Dr. Ashok Mondal Dr. Deepa T		V	C112022232300191
	Prof. Deepa M	<i>N N</i>		CH2022232300559
	Dr. Meera P S	View Committee		CH2022232300535 CH2022232300526
	Dr. Sriramalakshmi P Dr. Subbulckshmi D	Max. Marks		50
(100)	1.5 hours	The state of the s		


Answer ALL Questions

uh.	Question Description	Marks
ĸ.	Simplify the following expressions using Boolean algebra. a) $Y = (M + N)(\overline{M} + P)(\overline{N} + P)$ b) $\overline{AB}(CD + \overline{E}F)(\overline{AB} + \overline{CD})$ c) $(B + BC)(B + \overline{B}C)(B + D)$ d) $Y = A\overline{B}C + (\overline{B} + \overline{C})(\overline{B} + \overline{D}) + \overline{A} + C + D$	10
-	Reduce the logic function $F(A,B,C,D) = \sum m (1,2,3,4,7,11,13) + d (9,15)$ using K- map in SOP form. Implement the minimized expression using only NAND gates.	10
	Design a digital system whose output is defined as logically low if the 4 bit input binary number is a multiple of 3; otherwise, the output will be logically high. The output is defined if and only if the input binary number is greater than 2. Draw the logical diagram for the simplified expression for the above system.	1
	For the Boolean expression, F(A,B,C,D) = (A+B'+D) (A'+B+C') (B+C+D'), a) draw the truth table and mark the outputs correctly. Realize the expression using b) 3:8 decoders with active high enable. c) 8:1 multiplexer and external gates (Select lines: A, B, C). d) 4:1 multiplexer and external gates (Select lines: A, B).	15

SNOIL

For the circuit given below, find the expression for F.

5



5



Continuous Assessment Test I- March 2023

rogramme

B.Tech CSE

Semester

Winter 2022-23

Course

Digital System Design

Code

BECE102L B1+TB1

A. Mohamed Imran

Slot

CH2022232300550

Class Number

 Γ ime

aculty

1 Hours

Max. Marks

50

Answer ALL Questions

In a seven segment display as shown below, each of the seven segments are activated for various digits. The input is given in Binary Coded Decimal format.

(8)


(a) Design a combinational circuit to activate the segment a. Find the boolean func-

tion in SOP form and implement the circuit using a 3 to 8 line decoder.

(8)

(8)

(b) Obtain the minimal POS expression for segment e. Realize the circuit using NOR gate.



- 2. Design a combinational circuit to compare any two 3-bit numbers and specify if (A = B) or (A > B). (8)or $(\tilde{A} < B)$ or (A > B).
- 3. Design a logical circuit that generates the 2's complement of a given 3 bit binary number. (8) Design a log be the inputs and X, Y, Z be the outputs.
 - (a) Similify the boolean fuention X using boolean algebra
 - (a) Simplement the function Z using 4 × 1 multiplexer. Use A, B as selection lines.
 (b) Implement the function Z using 4 × 1 multiplexer.
 - 4. The 8 × 1 multiplexer has inputs A, B and C connected to the selection inputs S2, S1 The 8 × 1 and C connected to the se and So respectively. The data inputs 10 through 17 are as follows:

$$I2 = 0; I0 = I1 = I3 = 1; I4 = I6 = I7 = D; I5 = \bar{D}$$

Form the truth table and identify the boolean function that the multiplexer implements.

Form the output of a 4-bit Booth multiplier taking A = 6 as the multiplicand and A = 6 as the multiplicand and Compute B = -6 as the multiplier. (10)



Continuous Assessment Test I - March 2023

Programme : B.Tech CSE Semester : Winter 2022-23

Course : Digital System Design Code : BECE102L

Faculty : G. Angeline Ezhilarasi Slot : B2+TB2

Class Number : CH2022232300528

(8)


Time : 1½ Hours Max. Marks : 50

Answer ALL Questions


 In a seven segment display as shown below, each of the seven segments are activated for various digits. The input is given in Binary Coded Decimal format.

(a) Design a combinational circuit to activate the segment B such that the circuit can be realized with NOT-AND-OR as gate levels. Find the boolean function and implement the circuit using a 3 to 8 line decoder.

(b) Obtain the minimal POS expression for segment C. Realize the circuit using a suitable multiplexer.



- 2. In a data transmission system, a 2 bit data is transmitted with an odd parity using a parity generator. At the receiving end it is checked for error using a parity checker. Design the parity generator and checker. Simplify the functions using boolean algebra.
- 3. Design a two bit priority encoder with high priority given to LSB using combinational circuits. $(MSB D_1, LSB D_0)$ (8)
- 4. Comprehend the circuit shown below and find the outputs $(S_3S_2S_1S_0)$, C and V for M=0 and M=1. Assume A=+6 and B=+4. What does V indicate? Validate your answer with the calculations.



5. Compute the output of a 3-bit Booth multiplier taking A = 2 as the multiplicand and B = -3 as the multiplier. (10)




Continuous Assessment Test (CAT-1) - March 2023

		Semester	7	Winter 2022-2023
Programme	: B.Tech (CSE)		-	The second secon
Course	: Digital System Design	Code Class Nbr	:	BECE102L CH2022232300522 CH2022232300543 CH2022232300532, CH2022232300556, CH2022232300195, CH2022232300524
Faculty	: Dr.Nithya Venkatesan, Dr.B.Sri Revathi, Dr.G.Kanimozhi, Dr.S.Angalaeswari, Dr.Ravi Tiwari, Prof. Mohammed Angesh	Slot	:	B2+TB2
Time	: 90 minutes	Max. Marks	:	50

Answer Any 5 of the following Questions

S.No.	Question Description	Marks
1.	An assembly line has 3 fail safe sensors and one emergency shutdown switch. The line should keep moving unless any of the following conditions arise: (i) If the emergency switch is pressed (ii) If the sensor1 and sensor2 are activated at the same time. (iii) If sensor 2 and sensor3 are activated at the same time. (iv) If all the sensors are activated at the same time. Draw the truth table and implement a combinational circuit for the above case using only NAND gates. How many minimum number of 2 input NAND gates are required?	[10]
<i>3</i> .	A combinational circuit has 3 inputs A, B, C and output F. F is true for following input combinations: A is False, B is True A is False, C is True A, B, C are False A, B, C are True (i) Write the Truth table for F. Use the convention, True=1 and False = 0. (ii) Write the simplified expression for F in SOP form.	[10]



6.

(iv))Draw logic circuit using minimum number of 2-input NOR gates.

3. Design and implement a full subtractor in Verilog using gate level modeling. Draw necessary truth table and logic diagrams.

Implement the function F (A,B,C,D) = Σ m(2,3,4,5,6,7) using a decoder without using OR gates. [10]

Implement a full adder using two 4×1 multiplexers. Draw the truth table and necessary k-maps. [10]

Reduce the following expression using K map both in SOP and POS and implement them using basic gates. Comment which simplification uses the minimum number of gates.

[10] $F = \Sigma m(0,1,2,8,9,10,11,13,14;15)$.

 $\Leftrightarrow \Rightarrow \Rightarrow$



Continuous Assessment Test I - March 2023

Programme	: B.Tech	Semester :	WS 2022-23
Course	Digital System Design	Code :	BECE102L
	Digital System Design	Class Nbr :	CH2022232300125
Faculty	: Dr.K.Srivatsan	Slot :	D1
Time	: 90 Minutes	Max. Marks :	50

Answer ALL the questions

divisio

Question Text

[10]

A logic 'voter' circuit has 4 inputs a, b, c, d and one output v. The output is to be logic 1 if any 3 or all 4 inputs are at logic 1. Draw a truth table map for each input and hence write down the simplified Boolean equations using K-Map method of reduction. Design a circuit using NOR gates to satisfy this requirement.




Draw a CMOS logic circuit for the given expression.

[5]

(Assume both true and complementary inputs are available)

$$F = (A + \overline{CD})(\overline{A} + B).$$

Write the Boolean expression for output x in Figure 1. Determine the value of x for all possible input conditions in a truth table.



[5]


Figure 1

Simplify the given function $F1=\sum (1, 5, 6, 7, 11, 12, 13, 15)$ i.

For the original and the simplified expression, write the Verilog HDL code using ii. dataflow modelling.

Write a gate level Verilog code for the schematic shown in Figure 2 and write a test bench for the same.

[10]



Design a 4:2 priority encoder. Also discuss the differences between encoder and priority encoder?

6.

Total Marks

[50]

[10]

 $\Leftrightarrow \Leftrightarrow \Leftrightarrow$

Reg. No.:

Name :



Continuous Assessment Test I – March 2023

Programme	: B.Tech	Semester :	WS 2022-23
Course	Digital System Design	Code :	BECE102L
	Digital System Design	Class Nbr :	CH2022232300125
Faculty	: Dr.K.Srivatsan	Slot :	D1
Time	: 90 Minutes	Max. Marks :	50

Answer <u>ALL</u> the questions

Q.No.	Sub- divisio n	Question Text	Marks
1.		A logic 'voter' circuit has 4 inputs a, b, c, d and one output v . The output is to be logic 1 if any 3 or all 4 inputs are at logic 1. Draw a truth table map for each input and hence write down the simplified Boolean equations using K-Map method of reduction. Design a circuit using NOR gates to satisfy this requirement.	[10]
2.		Draw a CMOS logic circuit for the given expression. (Assume both true and complementary inputs are available) $F = (A + \overline{CD})(\overline{A} + B).$	[5]
3.	0	Write the Boolean expression for output x in Figure 1. Determine the value of x for all possible input conditions in a truth table. A Figure 1	[5]
4.		 i. Simplify the given function F1=∑ (1, 5, 6, 7, 11, 12, 13, 15) ii. For the original and the simplified expression, write the Verilog HDL code using dataflow modelling. 	[5] + [5]
5.		Write a gate level Verilog code for the schematic shown in Figure 2 and write a test bench for the same.	[10]

	F_{1} F_{2} F_{2} F_{3} F_{4} F_{2}	
6.	Design a 4:2 priority encoder. Also discuss the differences between encoder and priority encoder?	[10]
	Total Marks	[50]

Vellors lust date of Lechnology

	Continuous Assessment Test 1 50	Semester	FALL 2023-24 BECE 102L
Programme	B.Tech.(ECE/ECM)	Code	
Course	DIGITAL SYSTEM DESIGN	Class Nbr	CH2023240100368, CH2023240100369, CH2023240100535 CH2023240100365
Faculty	Dr Gargi Raina, Dr & Chitra, Dr B Lakshmi, Dr Prathiba, Dr Jenifer	Max Marks	B1+TR1
Time	90 Minutes		

		Answer ALL the questions	Marks
Q. No.		Question Description	
1	(a)	Simplify the Boolean expression $A\hat{B} + ABC + A(B + A\hat{B})$	[4]
	b)	Using K-map, simplify the following Boolean function and obtain i) minimal SOP and (ii) minimal POS expressions:	[6]
2		$F = \sum_{m}(0, 2, 3, 6, 7) + \sum_{d}(8, 10, 11, 15)$ The output of a circuit is 1 if a majority (more than half) of its inputs are equal to 1, and the output is 0 otherwise. Construct a truth table for a three-input majority circuit and half of the property of the propert	[6]
		Construct the following logic expression using CMOS logic	[4]
		$F = (A + B + C) \cdot D$	1
3		Specify the number of registers and the number of bits per register in the following statement: reg [0:7] name [0:4].	

half_quider_df_fb.:	
half_adder_df_ft.	
with sum, sout. initial importor ("ab = Nh, sum = Nh, cout = Nh", (a, b), sum (cout) imitial begin alto a = 1'b0; b = 1'b0; b = 1 b1; c = 1'b0, alto a = 1'b1; b = 1'b1; b = 1'b1;	
initial importor ("ab = bib, sum = bib, cout = bib", (a, b), sum (cout) imitial begin a10	
begin alo a = 1'b0; b = 1'b0; b = 1'b0; b = 1 b1; alo a = 1 b1; b = 1'b0, ald a = 1'b1; b = 1'b1;	
begin alo a = 1'b0; b = 1'b0; b = 1'b0; b = 1 b1; alo a = 1 b1; b = 1'b0, ald a = 1'b1; b = 1'b1;	
begin all a = 1'b0; b = 1'b0; b = 1'b0; b = 1 b1; all a = 1 b1; b = 1'b0, find a = 1'b1; b = 1'b1;	
#10 # = 1'b0; #10 # = 1'b0; h = 1 h1; #10 # = 1 h1; p = 1'b0; #16 # = 1'b1; b = 1'b1;	
#10 a = 1760; b = 1 b1; p = 1 b1; p = 1 b1; b = 1 b1;	
b = 1 b1; b = 1 b1; b = 1 b1; d1G a = 1 b1; b = 1 b1;	
#10 a + 1 h1; b = 1 h0; #10 a + 1 b1; b = 1 b1;	
p = 1'00, e10 a = 1'b1, b = 1'b1;	
#10 a = 1'b1, b = 1'b1;	
b + 1 b1;	3
180 - O.C.O. F.)
#10.27/ob:	
half adder of matt [a(a) b(b), sum/sum!, aputicant).	
half adder at mata Lagar again see	
enc module	14
5) Write a Verilog HDL code for the schematic shown	
Assume that the exclusive OR gate has a propagation delay of 10 ns and that the gates have a propagation delay of 5 ns. What is the total propagation delay time is adder circuit? Draw the circuit used for calculation	
Draw the logic diagram of a 2-to-4-line decoder using universal NAND gates lenable input	
5) Implement the following Boolean function with a 4 X I multiplexer and external	
Fig. 8. C. D = $\sum (1, 3, 4, 11, 12, 13, 14, 15)$ Design a 4-input priority encoder and simulate the same using Verilog code	with gare 110
primaries. Assume that input D3 has the highest priority	Total 50



Continuous Assessment Test 1 - September 2023

Programme	: B.Tech.(ECE/ECM)	Semester	: FALL 2023-24
		Code	: BECE102L
		Class Nbr	: CH2023240100388
			C112023240100550
Course	: DIGITAL SYSTEM DESIGN		C112023240100549
			CH2023240100406
		100	C112023240100387
			CH2023240100553
Faculty	: Dr. Kaustab Ghosh, Dr.S. Umadevi, Dr. V. Prakash,	Slot	
	Dr.Chandramauleshwar Roy, Dr. Jeans Jenifer, Ms. Hemavathy		B2+TB2
Time	: 90 Minutes	Max. Marks	: 50

Q. No.	Sub. Sec.	Question Description	Marks
1.	SCC.	Design a system for switching the lights ON automatically based on the following conditions. 1. If the person is inside the bedroom and the door is closed. 2. If the person is either in the hall or kitchen with the door opened. Reduce the logic using K-map in SOP form and implement the minimized expression using only	
2.		 NAND gates. Consider the door closed to be at logic 1 and the door opened to be at logic 0. i) Reduce the following Boolean expression into one literal A'B (D' + C'D) + B (A + A'CD) ii) Construct the following logic expression using static CMOS logic. Y = (A(B+CD))' 	[5+5]
3.	1	For the Verilog HDL code given, assume that the inputs are A=4'b1100, B=4'b1001 C=4'b1010, D=4'b1110, E=2'b10, compute their output F, P, Q, R, S. Show necessary steps involved in computing final output values. module test_logic(F,P,Q,R,S,A,B,C,D,E); input [3:0]A,B,C,D; input [1:0]E; output [3:0]F,P,R; output [7:0]Q; output S; reg [3:0]F,P,R; reg [7:0]Q; reg S; reg (A,B,C,D,E)	

	F=-(A^B);	
	P=(A <b)?c:d;< td=""><td>11</td></b)?c:d;<>	11
	$Q = \{(2\{E\}), C\};$	W.
	R=B>>3;	- 11
	S=(C!=D);	- 11
	end	- 11
	endmodule	
4.	The Verilog code to realize the logic diagram of Figure-1 is given below. Analyse this code to	11
	identify list of errors in the code and write a new Verilog code by correcting all errors.	- 11
1		- 0
- 1	A- \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	- 11
	8-1	11.
		11
		- 11
1/		11
	T 4	- 11
		- 11
	Figure 1	[5]
	module 2test_gate(Y,A,B,C,D);	
- 1	input A,B,C,D;	
	output Y;	
	Wire W1,W2,W3,W4,W5,W6,W7;	- 1
	and (W1,A,B);	
	xor (W2,C,D);	- 11
	not (W2,W3);	- 11
1	xor (W4,W1,W3);	-11
	nor (W5,W4,W2);	11
- 1	nand (W6, W4, W5);	- 11
- 1	nor (Y, W6, W7);	- 11
	endmodule;	- 11
5.	Write a Verilog code for a full-subtractor circuit using dataflow modelling. Assume the circuit has	[5]
31)	three inputs x, y, Bin and two outputs Diff and Bout. The circuit subtracts x - y - Bin, where Bin is the	
	input borrow, Box is the output borrow, and Diff is the difference	
		121
6.	Implement 8:1 Multiplexer using 2:1 Multiplexer	[5]
7.	Assume that you are at the receiving end of a data transmission system, receiving the binary	[10]
100	information. You are supposed to receive 3-bit binary numbers with even parity. However, you also	
	need to consider the chances of error due to noise, lesser fan out and other voltage fluctuations in the	ı
		1
	transmission system. Hence, design a digital circuit which checks whether the received binary	1
	information is even parity or not. The circuit needs to be designed based on a truth-table illustrating	3
	the parity checking operation and corresponding Karnaugh mapping.	
	A STANSON OF THE STAN	
	Tota	[50]
	AA AA AA	

Reg. No.: 27 BLC 1129 Name: Rucht Purbuy




Continuous Assessment Test I – September 2023

Programme	: B.Tech.(ECE/ECM)	Semester	: FALL 2023-24
		Code	: BECE102L
Course	: DIGITAL SYSTEM DESIGN	Class Nbr	: CH2023240100388 CH2023240100550 CH2023240100549 CH2023240100406 CH2023240100387 CH2023240100553
Faculty	Dr. Kaustab Ghosh,Dr.S.Umadevi,Dr.V.Prakash, Dr.Chandramauleshwar Roy, Dr. Jeans Jenifer, Ms. Hemavathy	Slot	B2+TB2
Time	: 90 Minutes	Max. Marks	: 50

Q. No.	0.000000	Question Description	Marks
1.	Sec.	Design a system for switching the lights ON automatically based on the following conditions. 1. If the person is inside the bedroom and the door is closed.	[10]
		 If the person is either in the hall or kitchen with the door opened. Reduce the logic using K-map in SOP form and implement the minimized expression using only NAND gates. Consider the door closed to be at logic 1 and the door opened to be at logic 0. 	
2.		i) Reduce the following Boolean expression into one literal A'B (D' + C'D) + B (A + A'CD)	[5+5]
-		ii) Construct the following logic expression using static CMOS logic.Y = (A(B+CD))'	
3.		For the Verilog HDL code given, assume that the inputs are A=4'b1100, B=4'b1001 C=4'b1010, D=4'b1110, E=2'b10, compute their output F, P, Q, R, S. Show necessary steps involved in computing final output values.	
		module test_logic(F,P,Q,R,S,A,B,C,D,E); input [3:0]A,B,C,D; input [1:0]E;	
3		output [3:0]F,P,R; output [7:0]Q;	[5]
		output S; reg [3:0]F,P,R;	
	1	reg [7:0]Q; reg S; always @(A,B,C,D,E)	
		pegin	

Page 1 of 2







250714	Sub. Sec.	Question Description	Marks
1	,a)	Simplify the Boolean expression $\overline{AB} + ABC + A(B + AB)$	[4]
		Using K-map, simplify the following Boolean function and obtain i) minimal SOP and (ii) minimal POS expressions:	[6]
2	20	$F = \sum_{m}(0, 2, 3, 6, 7) + \sum_{d}(8, 10, 11, 15)$ The output of a circuit is 1 if a majority (more than half) of its inputs are equal to 1, and the output is 0 otherwise. Construct a truth table for a three-input majority circuit and design the circuit with NOR gates only	[6]
	10)	Construct the following logic expression using CMOS logic. $F = (A + B + C). \overline{D}$	[4]
3		Specify the number of registers and the number of bits per register in the following statement: reg [0:7] name [0:4];	[1]

