


Chandler Bottomley Session 21 Cbottomley Cbott001


In this lab we learned about how to make a layout. We also learned how to create a nand layout and schematic.





File Edit View Window Help												
run_icv.sh	rules.dr	0_icv.drc.rs inverter.drc.cdesigner.rc						r.rc	inverter.RESULTS	inverter.LAYOUT	_ERROR	
RESULTS: CLEAN												
#### # ##### ### #												
		#	#	#	#		##	#				
		#	#	####	###	##	# #	# #				
		#	#	#	#	#	#	##				
		####	#####	#####	#	#	#	#				
========		=======	=====		=====	====	====	====	====	=======================================		
ICV Executi	on											
IC Validator												
Version 0-2018.12-SP2-9 for linux64 - Nov 08, 2019 cl#5147677												
Copyright (c) 1996 - 2019 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, or distribution of this software is strictly prohibited.												
yer_map /us	sr/local .drc/inv	./synopsys	/pdk/S	AED_PDK	90nm/	tech	nfil	.es/s	saed	iew layout -oa_l _pdk90_layer.map bottomley/eecs16	-rc /home/cema	j/cbot
User name:		cbottomle	у									
Layout form	mat:	OPENACCES										
Input file		my∟ibrary										
Top cell name: inverter												
Time starte		2020/01/3	1 10:41	1:54AM								
Time ended:	:	2020/01/3	1 10:42	2:01AM								
🗵 Find:												











**LAYOUT ERRORS RESULTS** 

CLEAN

Model: Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz

## DRC Error Statistics

Library name: Structure name: Generated by: Runset name: User name: Time started: Time ended: myLibrary
nand
IC Validator PREL64 0-2018.12-SP2-9.5147677 2019/11/08
IC Validator PREL64 0-2018.12-SP2-9.5147677 2019/11/08
I/home/cemaj/cbottom@ey/eecs169/pvjob\_myLibrary.nand.icv.drc/rules.drc.9m\_saed80\_icv.drc.rs
c02007013.10.48:34MM
2020/01/31.10.48:37AM

Called as: icv -f openaccess -i myLibrary -c nand -oa\_view layout -oa\_lib\_defs /home/cemaj/cbottomley/eecs168/lib.defs -oa\_layer\_map /usr/local/synopsys/pdk/SAED\_PDK90nm/techfiles/saed\_pdk90\_layer.map -rc /home/cemaj/cbottom

## TOP BLOCK COMPARE RESULTS

PASS

[inverter, inverter]

Model: Intel(R) Xeon(R) Silver 4214 CPU @ 2.20GHz

Library name: myLibrary

Structure name: inverter

IC Validator PREL64 0-2018 12-5P2-9 5147677 2019/11/08

Runset name: home/cemmy/cbottomley/ecc1508/prjob\_myLibrary.inverter.icv.lvs/rules.lvs.9m\_saed50\_lvs.lvs.rs

Librar name: 2020/2012 11.34 0.09P

Tibra ended: 2020/2012 11.34 0.0PP

Called as: icv -f openaccess -i myLibrary -c inverter -co\_viev layout -co\_lib\_defs /home/cemaj/cbottomley/eecs169/lib\_defs -co\_layer\_map /usr/local/symopsys/pdk/SAED\_P0K90my/techfiles/saed\_pdk