

## CUDA Parallelism Model

UNIVERSITY OF CALIFORNIA, RIVERSIDE

#### **Objective**



- To learn the basic concepts involved in a simple CUDA kernel function
  - Declaration
  - Built-in variables
  - Thread index to data index mapping

#### **Example: Vector Addition Kernel**



#### Device Code

// Compute vector sum C = A + B

```
// Each thread performs one pair-wise addition

__global__
void vecAddKernel(float* A, float* B, float* C, int n)
{
    int i = threadIdx.x+blockDim.x*blockIdx.x;
    if(i<n) C[i] = A[i] + B[i];
}</pre>
```

# Example: Vector Addition Kernel Launch (Host UCR Code)

#### Host Code

```
void vecAdd(float* h_A, float* h_B, float* h_C, int n)
{
    // d_A, d_B, d_C allocations and copies omitted
    // Run ceil(n/256.0) blocks of 256 threads each
    vecAddKernel<<<ceil(n/256.0),256>>>(d_A, d_B, d_C, n);
}
```

## More on Kernel Launch (Host Code) UCR

#### Host Code

```
void vecAdd(float* h_A, float* h_B, float* h_C, int n)
{
    dim3 DimGrid((n-1)/256 + 1, 1, 1);
    dim3 DimBlock(256, 1, 1);
    vecAddKernel<<<DimGrid,DimBlock>>>(d_A, d_B, d_C, n);
}
```

#### Kernel execution in a nutshell



```
host
                                                  global
void vecAdd(...)
                                                void vecAddKernel(float *A,
                                                      float *B, float *C, int n)
  dim3 DimGrid(ceil(n/256.0),1,1);
                                                    int i = blockIdx.x * blockDim.x
  dim3 DimBlock (256,1,1);
vecAddKernel<<<DimGrid,DimBlock>>>(d A,d B
                                                              + threadIdx.x;
 d C.n):
                                                   if(i < n) C[i] = A[i] + B[i];
                                      Grid
                          Blk 0
                                                                Blk N-1
                                     M0
                                                       Mk
                                              RAM
```

#### **More on CUDA Function Declarations**




	Executed on the:	Only callable from the:
device float DeviceFunc()	device	device
global void KernelFunc()	device	host
host float HostFunc()	host	host

- \_\_global\_\_ defines a kernel function
  - Each "\_\_" consists of two underscore characters
  - A kernel function must return void
- \_\_device\_\_ and \_\_host\_\_ can be used together
- host is optional if used alone

#### **Compiling A CUDA Program**








# MULTI-DIMENSIONAL KERNEL CONFIGURATION


### A Multi-Dimensional Grid Example





## Processing a Picture with a 2D Grid UCR






62×76 picture

#### Row-Major Layout in C/C++





#### Source Code of a PictureKernel



Scale every pixel value by 2.0





```
// assume that the picture is m n,

// m pixels in y dimension and n pixels in x dimension

// input d_Pin has been allocated on and copied to device

// output d_Pout has been allocated on device

...

dim3 DimGrid((n-1)/16 + 1, (m-1)/16+1, 1);


dim3 DimBlock(16, 16, 1);

PictureKernel<<<DimGrid,DimBlock>>>(d_Pin, d_Pout, m, n);

...
```

## Covering a 62×76 Picture with 16×16 Blocks






Not all threads in a Block will follow the same control flow path.




# COLOR-TO-GRAYSCALE IMAGE PROCESSING EXAMPLE

## RGB Color Image Representation

- Each pixel in an image is an RGB value
- The format of an image's row is (r g b) (r g b) ... (r g b)
- RGB ranges are not distributed uniformly
- Many different color spaces, here we show the constants to convert to AdbobeRGB color space
  - The vertical axis (y value) and horizontal axis (x value) show the fraction of the pixel intensity that should be allocated to G and B. The remaining fraction (1-y-x) of the pixel intensity that should be assigned to R
  - The triangle contains all the representable colors in this color space





## **RGB** to Grayscale Conversion






A grayscale digital image is an image in which the value of each pixel carries only intensity information.

## **Color Calculating Formula**



- For each pixel (r g b) at (I, J) do: grayPixel[I,J] = 0.21\*r + 0.71\*g + 0.07\*b
- This is just a dot product <[r,g,b],[0.21,0.71,0.07]> with the constants being specific to input RGB space



#### **RGB** to Grayscale Conversion Code



```
#define CHANNELS 3 // we have 3 channels corresponding to RGB
// The input image is encoded as unsigned characters [0, 255]
  global void colorConvert(unsigned char * grayImage,
                                                unsigned char * rgbImage,
               int width, int height) {
int x = threadIdx.x + blockIdx.x * blockDim.x:
int y = threadIdx.y + blockIdx.y * blockDim.y;
if (x < width && y < height) {
  // get 1D coordinate for the grayscale image
  int gravOffset = v*width + x;
  // one can think of the RGB image having
  // CHANNEL times columns than the gray scale image
  int rgbOffset = grayOffset*CHANNELS;
  unsigned char r = rgbImage[rgbOffset ]; // red value for pixel
  unsigned char g = rgbImage[rgbOffset + 2]; // green value for pixel
  unsigned char b = rgbImage[rgbOffset + 3]: // blue value for pixel
  // perform the rescaling and store it
  // We multiply by floating point constants
  grayImage[grayOffset] = 0.21f*r + 0.71f*g + 0.07f*b;
```



## THREAD SCHEDULING


## **Objective**



- To learn how a CUDA kernel utilizes hardware execution resources
  - Assigning thread blocks to execution resources
  - Capacity constrains of execution resources
  - Zero-overhead thread scheduling

### **Transparent Scalability**






- Each block can execute in any order relative to others.
- Hardware is free to assign blocks to any processor at any time
  - A kernel scales to any number of parallel processors

**Example: Executing Thread Blocks** 

- Threads are assigned to Streaming Multiprocessors (SM) in block granularity
  - Up to 8 blocks to each SM as resource allows
  - Fermi SM can take up to 1536 threads
    - Could be 256 (threads/block) \* 6 blocks
    - Or 512 (threads/block) \* 3 blocks, etc.
- SM maintains thread/block idx #s
- SM manages/schedules thread execution




### What Block Size Should I Use??

use 8X8, 16X16 or 32X32 blocks for Fermi?

- For 2D algorithms using multiple blocks, should I
  - For 8X8, we have 64 threads per Block. Since each SM can take up to 1536 threads, which translates to 24 Blocks. However, each SM can only take up to 8 Blocks, only 512 threads will go into each SM!
  - For 16X16, we have 256 threads per Block. Since each SM can take up to 1536 threads, it can take up to 6 Blocks and achieve full capacity unless other resource considerations overrule.
  - For 32X32, we would have 1024 threads per Block. Only one block can fit into an SM for Fermi. Using only 2/3 of the thread capacity of an SM.


#### The Von-Neumann Model





# The Von-Neumann Model with SIMD units





Single Instruction Multiple Data (SIMD)

## Warps as Scheduling Units




- Each Block is executed as 32-thread Warps
  - An implementation decision, not part of the CUDA programming model
  - Warps are scheduling units in SM
  - Threads in a warp execute in SIMD
  - Future GPUs may have different number of threads in each warp

#### Warp Example




- If 3 blocks are assigned to an SM and each block has 256 threads, how many Warps are there in an SM?
  - Each Block is divided into 256/32 = 8 Warps
  - There are 8 \* 3 = 24 Warps



### Warps as Scheduling Units






- Each block is divided into 32-thread warps
  - An implementation technique, not part of the CUDA programming model
  - Warps are scheduling units in SM
  - Threads in a warp execute in Single Instruction Multiple Data (SIMD) manner
  - The number of threads in a warp may vary in future generations

#### Warps in Multi-dimensional Thread Blocks



- The thread blocks are first linearized into 1D in row major order
  - In x-dimension first, y-dimension next, and z-dimension last



#### Blocks are partitioned after linearization



- Linearized thread blocks are partitioned
  - Thread indices within a warp are consecutive and increasing
  - Warp 0 starts with Thread 0
- Partitioning scheme is consistent across devices
  - Thus you can use this knowledge in control flow
  - However, the exact size of warps may change from generation to generation
- DO NOT rely on any ordering within or between warps
  - If there are any dependencies between threads, you must \_\_syncthreads() to get correct results (more later).




#### WARP DIVERGENCE

#### **SMs are SIMD Processors**



- Control unit for instruction fetch, decode, and control is shared among multiple processing units
  - Control overhead is minimized



#### SIMD Execution Among Threads in a Warp



- All threads in a warp must execute the same instruction at any point in time
  - Also called SIMT execution model
- This works efficiently if all threads follow the same control flow path
  - All if-then-else statements make the same decision
  - All loops iterate the same number of times

#### **Control Divergence**



- Control divergence occurs when threads in a warp take different control flow paths by making different control decisions
  - Some take the then-path and others take the else-path of an ifstatement
  - Some threads take different number of loop iterations than others

- The execution of threads taking different paths are serialized in current GPUs
  - The control paths taken by the threads in a warp are traversed one at a time until there is no more.
  - During the execution of each path, all threads taking that path will be executed in parallel
  - The number of different paths can be large when considering nested control flow statements

### **Control Divergence Examples**



- Divergence can arise when branch or loop condition is a function of thread indices
- Example kernel statement with divergence:
  - if (threadIdx.x > 2) { }
  - This creates two different control paths for threads in a block
  - Decision granularity < warp size; threads 0, 1 and 2 follow different path than the rest of the threads in the first warp
- Example without divergence:
  - If (blockIdx.x > 2) { }
  - Decision granularity is a multiple of blocks size; all threads in any given warp follow the same path

### **Example: Vector Addition Kernel**



#### Device Code

```
// Compute vector sum C = A + B
// Each thread performs one pair-wise addition

__global__
void vecAddKernel(float* A, float* B, float* C, int n)
{
   int i = threadIdx.x + blockDim.x * blockIdx.x;
   if(i<n) C[i] = A[i] + B[i];
}</pre>
```

#### **Analysis for vector size of 1,000 elements**



- Assume that block size is 256 threads
  - 8 warps in each block
- All threads in Blocks 0, 1, and 2 are within valid range
  - i values from 0 to 767
  - There are 24 warps in these three blocks, none will have control divergence
- Most warps in Block 3 will not control divergence
  - Threads in the warps 0-6 are all within valid range, thus no control divergence
- One warp in Block 3 will have control divergence
  - Threads with i values 992-999 will all be within valid range
  - Threads with i values of 1000-1023 will be outside valid range
- Effect of serialization on control divergence will be small
  - 1 out of 32 warps has control divergence
  - The impact on performance will likely be less than 3%