

Efficient Data Transfers

UNIVERSITY OF CALIFORNIA, RIVERSIDE



PCIE

Review – Typical Structure of a CUDA Program Review – Typical Stru

- Global variables declaration
- Function prototypes

```
- global void kernelOne (...)
```

- Main ()
 - allocate memory space on the device cudaMalloc(&d GlblVarPtr, bytes)
 - transfer data from host to device cudaMemCpy(d_GlblVarPtr, Gl...)
 - execution configuration setup
 - kernel call kernelOne << execution configuration >>> (rgs...);
 - transfer results from device to host cudaMemCpy (h GlblVarPtr,...)
 - optional: compare against golden (host computed) solution
- Kernel void kernelOne(type args,...)
 - variables declaration local , shared
 - automatic variables transparently assigned to registers or local memory
 - syncthreads()...


Bandwidth – Gravity of Modern Computer Systems



- The bandwidth between key components ultimately dictates system performance
 - Especially true for massively parallel systems processing massive amount of data
 - Tricks like buffering, reordering and caching can temporarily defy the rules in some cases
 - Ultimately, the performance falls back to what the "speeds and feeds" dictate

History: Classic PC architecture UCR

- Northbridge connects 3 components that must communicate at high speed
 - CPU, DRAM, video
 - Video also needs to have 1stclass access to DRAM
 - Previous NVIDIA cards are connected to AGP, up to 2 GB/s transfers
- Southbridge serves as a concentrator for slower I/O devices




Core Logic Chipset

(Original) PCI Bus Specification UCR




- Connected to the Southbridge
 - Originally 33 MHz, 32-bit wide, 132 MB/second peak transfer rate
 - More recently 66 MHz, 64-bit, 528 MB/second peak
 - Upstream bandwidth remain slow for device (~256 MB/s peak)
 - Shared bus with arbitration
 - Winner of arbitration becomes bus master and can connect to CPU or DRAM through the Southbridge and Northbridge`



PCI as Memory Mapped I/O




- PCI device registers are mapped into the CPU's physical address space
 - Accessed through loads/ stores (kernel mode)
- Addresses are assigned to the PCI devices at boot time
 - All devices listen for their addresses



PCI Express (PCIe)

UCR


- Switched, point-to-point connection
 - Each card has a dedicated "link" to the central switch, no bus arbitration
 - Packet switches messages form virtual channel
 - Prioritized packets for QoS
 - E.g., real-time video streaming



PCle 2 Links and Lanes



- Each link consists of one or more lanes
 - Each lane is 1-bit wide (4 wires, each 2-wire pair can transmit 2.5Gb/s in one direction)
 - Upstream and downstream now simultaneous and symmetric
 - Each Link can combine 1, 2, 4,
 8, 12, 16 lanes- x1, x2, etc.
 - Each byte data is 8b/10b encoded into 10 bits with equal number of 1's and 0's; net data rate 2 Gb/s per lane each way
 - Thus, the net data rates are 250 MB/s (x1) 500 MB/s (x2), 1GB/s (x4), 2 GB/s (x8), 4 GB/s (x16), each way



8/10 bit encoding




- Goal is to maintain DC balance while have sufficient state transition for clock recovery
- The difference of 1s and 0s in a 20-bit stream should be ≤ 2
- There should be no more than 5 consecutive 1s or 0s in any stream

- 00000000, 00000111, 11000001 bad
- 01010101, 11001100 good
- Find 256 good patterns among 1024 total patterns of 10 bits to encode an 8-bit data
- 20% overhead

PCIe PC Architecture



- PCIe forms the interconnect backbone
 - Northbridge and Southbridge are both PCIe switches
 - Some Southbridge designs have built-in PCI-PCIe bridge to allow old PCI cards
 - Some PCIe I/O cards are PCI cards with a PCI-PCIe bridge
- Source: Jon Stokes, PCI Express: An Overview
 - http://arstechnica.com/articles/paedia/hardware/pcie.ars



GeForce 7800 GTX Board Details



SLI Connector

Single slot cooling

sVideo TV Out

DVI x 2



16x PCI-Express

8 pieces of 8Mx32

PCIe 3



- A total of 4 Giga Transfers per second in each direction
- No more 8/10 encoding but uses a polynomial transformation at the transmitter and its inverse at the receiver to achieve the same effect
- So the effective bandwidth is double of PCle 2




PINNED HOST MEMORY

CPU-GPU Data Transfer using DMA



- DMA (Direct Memory Access) hardware is used by cudaMemcpy() for better efficiency
 - Frees CPU for other tasks
 - Hardware unit specialized to transfer a number of bytes requested by OS
 - Between physical memory address space regions (some can be mapped I/O memory locations)
 - Uses system interconnect, typically PCle in today's systems



Virtual Memory Management



- Modern computers use virtual memory management
 - Many virtual memory spaces mapped into a single physical memory
 - Virtual addresses (pointer values) are translated into physical addresses
- Not all variables and data structures are always in the physical memory
 - Each virtual address space is divided into pages that are mapped into and out of the physical memory
 - Virtual memory pages can be mapped out of the physical memory (page-out) to make room
 - Whether or not a variable is in the physical memory is checked at address translation time

Data Transfer and Virtual Memory



- DMA uses physical addresses
 - When cudaMemcpy() copies an array, it is implemented as one or more DMA transfers
 - Address is translated and page presence checked for the entire source and destination regions at the beginning of each DMA transfer
 - No address translation for the rest of the same DMA transfer so that high efficiency can be achieved
- The OS could accidentally page-out the data that is being read or written by a DMA and page-in another virtual page into the same physical location

Pinned Memory and DMA Data Transfer



- Pinned memory are virtual memory pages that are specially marked so that they cannot be paged out
- Allocated with a special system API function call
- a.k.a. Page Locked Memory, Locked Pages, etc.
- CPU memory that serve as the source or destination of a DMA transfer must be allocated as pinned memory

CUDA data transfer uses pinned memory.



- The DMA used by cudaMemcpy() requires that any source or destination in the host memory is allocated as pinned memory
- If a source or destination of a cudaMemcpy() in the host memory is not allocated in pinned memory, it needs to be first copied to a pinned memory – extra overhead
- cudaMemcpy() is faster if the host memory source or destination is allocated in pinned memory since no extra copy is needed

Allocate/Free Pinned Memory



- cudaHostAlloc(), three parameters
 - Address of pointer to the allocated memory
 - Size of the allocated memory in bytes
 - Option use cudaHostAllocDefault for now
- cudaFreeHost(), one parameter
 - Pointer to the memory to be freed

Using Pinned Memory in CUDA UCR



- Use the allocated pinned memory and its pointer the same way as those returned by malloc();
- The only difference is that the allocated memory cannot be paged by the OS
- The cudaMemcpy () function should be about 2X faster with pinned memory
- Pinned memory is a limited resource
 - over-subscription can have serious consequences

Putting It Together - Vector Addition Host Code Example



```
int main()
   float *h A, *h B, *h C;
   cudaHostAlloc((void **) &h A, N* sizeof(float),
      cudaHostAllocDefault);
   cudaHostAlloc((void **) &h B, N* sizeof(float),
      cudaHostAllocDefault);
   cudaHostAlloc((void **) &h C, N* sizeof(float),
      cudaHostAllocDefault);
   // cudaMemcpy() runs 2X faster
```




CUDA STREAMS

Serialized Data Transfer and Computation



 So far, the way we use cudaMemcpy serializes data transfer and GPU computation for VecAddKernel()



Device Overlap



- Some CUDA devices support device overlap
 - Simultaneously execute a kernel while copying data between device and host memory


```
int dev_count;
cudaDeviceProp prop;

cudaGetDeviceCount( &dev_count);
for (int i = 0; i < dev_count; i++) {
  cudaGetDeviceProperties(&prop, i);
  if (prop.deviceOverlap) ...</pre>
```

Ideal, Pipelined Timing



- Divide large vectors into segments
- Overlap transfer and compute of adjacent segments



CUDA Streams




- CUDA supports parallel execution of kernels and cudaMemcpy() with "Streams"
- Each stream is a queue of operations (kernel launches and cudaMemcpy() calls)
- Operations (tasks) in different streams can go in parallel
 - "Task parallelism"

Streams




- Requests made from the host code are put into First-In-First-Out queues
 - Queues are read and processed asynchronously by the driver and device
 - Driver ensures that commands in a queue are processed in sequence. E.g.,
 Memory copies end before kernel launch, etc.



Streams cont.




- To allow concurrent copying and kernel execution, use multiple queues, called "streams"
 - CUDA "events" allow the host thread to query and synchronize with individual queues (i.e. streams).



Conceptual View of Streams





Operations (Kernel launches, cudaMemcpy() calls)



OVERLAPPING DATA TRANSFER W/ COMPUTATION

Simple Multi-Stream Host Code UCR



```
cudaStream t stream0, stream1;
cudaStreamCreate(&stream0);
cudaStreamCreate(&stream1);
float *d AO, *d BO, *d CO; // device memory for stream O
float *d A1, *d B1, *d C1; // device memory for stream 1
// cudaMalloc() calls for d AO, d BO, d CO, d A1, d B1, d C1 go
here
```


Simple Multi-Stream Host Code (Cont.) UCR



```
for (int i=0; i<n; i+=SegSize*2) {
   cudaMemcpyAsync(d A0, h A+i, SegSize*sizeof(float),..., stream0);
   cudaMemcpyAsync(d B0, h B+i, SegSize*sizeof(float),..., stream0);
   vecAdd<<<SegSize/256, 256, 0, stream0>>>(d A0, d B0,...);
   cudaMemcpyAsync(h C+i, d C0, SegSize*sizeof(float),..., stream0);
   cudaMemcpyAsync(d A1, h A+i+SeqSize, SeqSize*sizeof(float),..., stream1);
   cudaMemcpyAsync(d B1, h B+i+SegSize, SegSize*sizeof(float),...,
                                                                      stream1);
   vecAdd<<<SegSize/256, 256, 0, stream1>>>(d A1, d B1, ...);
   cudaMemcpyAsync(d C1, h C+i+SegSize, SegSize*sizeof(float),..., stream1);
```

A View Closer to Reality in Previous GPUs






Operations (Kernel launches, cudaMemcpy () calls)

Not quite the overlap we want in some GPUs



C.0 blocks A.1 and B.1 in the copy engine queue




Better Multi-Stream Host Code UCR



```
for (int i=0; i<n; i+=SegSize*2) {
 cudaMemcpyAsync(d A0, h A+i, SegSize*sizeof(float),..., stream0);
 cudaMemcpyAsync(d B0, h B+i, SeqSize*sizeof(float),..., stream0);
  cudaMemcpyAsync(d A1, h A+i+SegSize, SegSize*sizeof(float),..., stream1);
  cudaMemcpyAsync(d B1, h B+i+SeqSize, SeqSize*sizeof(float),..., stream1);
 vecAdd<<<SeqSize/256, 256, 0, stream0>>>(d A0, d B0, ...);
 vecAdd<<<SeqSize/256, 256, 0, stream1>>>(d A1, d B1, ...);
  cudaMemcpyAsync(h C+i, d C0, SegSize*sizeof(float),..., stream0);
 cudaMemcpyAsync(h C+i+SegSize, d C1, SegSize*sizeof(float),..., stream1);
```

C.0 no longer blocks A.1 and B.1 UCR






Operations (Kernel launches, cudaMemcpy() calls)

Better, not quite the best overlapting


C.1 blocks next iteration A.0 and B.0 in the copy engine queue



Ideal, Pipelined Timing




 Will need at least three buffers for each original A, B, and C, code is more complicated



Hyper Queues



- Provide multiple queues for each engine
- Allow more concurrency by allowing some streams to make progress for an engine while others are blocked



Wait until all tasks have completed



- cudaStreamSynchronize(stream id)
 - Used in host code
 - Takes one parameter stream identifier
 - Wait until all tasks in a stream have completed
 - E.g., cudaStreamSynchronize(stream0) in host code ensures that all tasks in the queues of stream0 have completed

- This is different from cudaDeviceSynchronize()
 - Also used in host code
 - No parameter
 - cudaDeviceSynchronize() waits until all tasks in all streams have completed for the current device