Project 1: Optimizing the Performance of a Pipelined Processor

000, x, x-email 001, y, y-email 002, z, z-email

April 28, 2018

1 Introduction

[In this section you should briefly introduce the task in your own words, and what youve done in this project. A simple copy from project1.pdf is not permitted.]

[You should also list the arrangement of each member here. For example, you can write, student-x finished part A and B, student-y finished part C and student-z finished the report (of course we suggest each student to make contributions to coding tasks.)]

2 Experiments

[This is the main part of your report. It includes three parts and in each part, you need to write concretely, logically but not in full details.]

2.1 Part A

2.1.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

2.1.2 Code

[In this part, you should place your code and make it readable in Microsoft Word, please. Writing necessary comments for codes is a good habit.]

2.1.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

2.2 Part B

2.2.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

2.2.2 Code

[In this part, you should place your code and make it readable in Latex, please. Writing necessary comments for codes is a good habit.]

2.2.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

2.3 Part C

2.3.1 Analysis

In this part, we are required to optimize the performance of a function ncopy, which copies the data from source address to destine address and return the number of positive integers contained in the source. And to achieve this goal, optimization of both algorithm and hardware is allowed. So, this part is a test of our overall capability of pipeline architecture.

The performance of the function is evaluated with CPE, so what we need to do is to reduce average CPE as more as possible. The difficulties lie in several aspects below, and we have also figured out the answer.

- 1. What makes the function perform poorly? A: Great number of branch instructions, high cost of computation involving immediate integers and stall penalty from load-read instructions. We are not talking about misprediction penalty of conditional branches but just the proportion of branch instructions that would cost a lot of cycles.
- 2. How can we reduce branch instructions, computation cost and stall penalty? A: Reduce instructions of conditional branches to improve our algorithm, add new instruction(s) to increase support for immediate computation and adjust sequence of some instructions.

- 3. What should we do in software layer? A: Modify ncopy.ys, and apply technique of loop unrolling to reduce number of branch instructions, use instruction(s) that supports immediate computation better when necessary and adjust sequence of some instructions that would cause a data hazard.
- 4. What should we do in hardware layer? A: Modify pipe-full.hcl, and implement logic that supports immediate computation, that is iaddl. (Apart from iaddl, ileave is also implemented here according to the requirement but it is found to be of no use in this part.) Now we will elaborate what we do here.

Firstly, loop unrolling. Technique of loop unrolling reduces the number of branch instructions and thus reduce the number of instructions to execute. We have a loop that performs ncopy of 16 elements. In the primitive version of ncopy every time a number is copied there would be a check whether the loop should be over. Thus, we reduce the number of instructions by 15 every 16 elements, which also means that the CPE could be decreased by about 15/16 with technique of loop unrolling. Also, we need to tie up some loose ends. To achieve better performance, after the 16-element loop, we do the ncopy work with 8, 4, 2 and 1 element(s) successively if there are that many elements left.

Secondly, use iaddl for immediate computation. Decreasing of len and increasing of count, p_src and p_dst are involved with immediate operands. We could have CPE decreased by 2 with this step.

Thirdly, avoid load-read stall penalty. It is easy to find amrmovl x1, x2 instruction followed by a rmmovl x2, x3 instruction, which intends to copy *p_x1 to *p_x3. But since mrmovl is a load instruction and rmmovl needs to read the same register. So, codes like this would cause a penalty of one cycle. In other words, by inserting some other instructions into the two instructions can decrease the CPE approximately by 1.

Fourthly, implementation of iaddl and ileave. Detailed descriptions of iaddl and leave can be seen in the beginning part of seq-full.hcl and pipe-full.hcl. (Although we are talking about implementation of pipeline processor, but the operations of the two instructions are similar to that of a sequence processor) . iaddl, which adds an immediate operand to a register, can be accomplished by combination of irmovl and addl. leave, which decrease stack pointer and load data to base pointer register memory addressed by itself, can be accomplished y combination of mrmovl and popl. Inspired by instructions similar to them, we could modify the hcl file properly. Here are some further details. Iaddl: instr_vali, need_regids, need_valC, d_srcB = D_rB, d_dstE = D_rB, aluA = valC, aluB = valB, set_cc. leave: instr_vali, need_regids, d_srcA = REBP, d_dstE = RESP, d_dstM = REBP, aluA = E_valA, aluB = 4, mem_addr = M_valA, mem_read, F_stall, D_stall, D_bubble, E_bubble. Using iaddl instruction can also reduce CPE by about 2.

2.3.2 Code

Beginning of ncopy.ys

```
#/* $begin ncopy-ys */
# 948bytes < 1000bytes
# Average CPE = 9.89
# The trick used in the ncopy function is loop unrolling.
# 1. Fisrt we iteratively 'ncopy' 16 elements until there are fewer
# than 16 elements left.
# 2.Then check if left elements are more than 8, and if so,
# we 'ncopy' 8 elements.
#3.Repeat procedure2 by checking and 'ncopy' 4, 2, 1 element(s).
# The modifications above reduces number of condition branch
# instructions, and thus improve the performance of CPU.
# Also, some sequences of instructions are modified.
# Src-plus and count-plus instructions are inserted between
# some mrmovl and rmmovl instructions to avoid a stalling
# due to data hazard.
# ncopy.ys - Copy a src block of len ints to dst.
# Return the number of positive ints (>0) contained in src.
# Include your name and ID here.
# Describe how and why you modified the baseline code.
# Do not modify this portion
# Function prologue.
ncopy: pushl %ebp
                        # Save old frame pointer
    rrmovl %esp,%ebp # Set up new frame pointer
    pushl %esi
                    # Save callee-save regs
    pushl %ebx
    pushl %edi
    mrmovl 8(%ebp),%ebx # src
    mrmovl 16(%ebp),%edx # len
    mrmovl 12(%ebp),%ecx # dst
# You can modify this portion
xorl %eax,%eax
                    # count = 0;
########### Iteratively 'ncopy' 16 elements until ###########
############ fewer than 16 elements left.
                                              #############
Loop5: iaddl $-16,\%edx #len-=16 > 0?
    jl Loop4
                # if so, goto Loop:
```

```
mrmovl (%ebx), %esi
                             # read val from src...
    andl %esi, %esi
                             # val <= 0?
    jle Npos51
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos51: rmmovl %esi, (%ecx)
                                 # ...and store it to dst
    mrmovl 4(%ebx), %esi # read val from src...
    andl %esi, %esi
                             # val <= 0?
    jle Npos52
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos52: rmmovl %esi, 4(%ecx) # ...and store it to dst
    mrmovl 8(%ebx), %esi # read val from src...
    andl %esi, %esi
                             # val <= 0?
    jle Npos53
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos53: rmmovl %esi, 8(%ecx) # ...and store it to dst
    mrmovl 12(%ebx), %esi # read val from src...
    andl %esi, %esi
                             # val <= 0?
    jle Npos54
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos54: rmmovl %esi, 12(%ecx) # ...and store it to dst
    mrmovl 16(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos55
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos55: rmmovl %esi, 16(%ecx) # ...and store it to dst
    mrmovl 20(%ebx), %esi # read val from src...
                             # val <= 0?
    andl %esi, %esi
    jle Npos56
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos56: rmmovl %esi, 20(%ecx) # ...and store it to dst
    mrmovl 24(%ebx), %esi # read val from src...
    andl %esi, %esi
                             # val <= 0?
    ile Npos57
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos57: rmmovl %esi, 24(%ecx) # ...and store it to dst
    mrmovl 28(%ebx), %esi # read val from src...
```

val <= 0?

andl %esi, %esi

```
jle Npos58
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos58: rmmovl %esi, 28(%ecx) # ...and store it to dst
    mrmovl 32(%ebx), %esi # read val from src...
    andl %esi, %esi
                             # val <= 0?
    ile Npos59
                        # if so, goto Npos:
                             # count++
    iaddl $1, %eax
Npos59: rmmovl %esi, 32(%ecx) # ...and store it to dst
    mrmovl 36(%ebx), %esi # read val from src...
                             # val <= 0?
    andl %esi, %esi
                        # if so, goto Npos:
    jle Npos510
    iaddl $1, %eax
                             # count++
Npos510:rmmovl %esi, 36(%ecx) # ...and store it to dst
    mrmovl 40(%ebx), %esi # read val from src...
    andl %esi, %esi
                             # val <= 0?
    jle Npos511
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos511:rmmovl %esi, 40(%ecx) # ...and store it to dst
    mrmovl 44(%ebx), %esi # read val from src...
                            # val <= 0?
    andl %esi, %esi
    jle Npos512
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos512:rmmovl %esi, 44(%ecx) # ...and store it to dst
    mrmovl 48(%ebx), %esi # read val from src...
    andl %esi, %esi
                             # val <= 0?
    jle Npos513
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos513:rmmovl %esi, 48(%ecx) # ...and store it to dst
    mrmovl 52(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos514
                        # if so, goto Npos:
    iaddl $1, %eax
                             # count++
Npos514:rmmovl %esi, 52(%ecx) # ...and store it to dst
    mrmovl 56(%ebx), %esi # read val from src...
                             # val <= 0?
    andl %esi, %esi
                        # if so, goto Npos:
    jle Npos515
    iaddl $1, %eax
                             # count++
```

```
mrmovl 60(%ebx), %esi # read val from src...
    iaddl $64,%ebx
                            # src+=16
    rmmovl %esi, 60(%ecx) # ...and store it to dst
                            # val <= 0?
    andl %esi, %esi
    ile Npos516
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos516:iaddl $64,%ecx
                                 # dst+=16
    jmp Loop5
                       # goto Loop:
######## Iterative 'ncopy' of 16 elements is over #########
### Check if left elements are more than 8, and if so, #######
### we 'ncopy' 8 elements.
                                     ###############
Loop4: iaddl $8,%edx
                                 # len-=4 > 0 ?
    jl Loop3
                  # if so, goto Loop:
    mrmovl (%ebx), %esi
                            # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos41
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos41: rmmovl %esi, (%ecx)
                                # ...and store it to dst
    mrmovl 4(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos42
                       # if so, goto Npos:
                            # count++
    iaddl $1, %eax
Npos42: rmmovl %esi, 4(%ecx) # ...and store it to dst
    mrmovl 8(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos43
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos43: rmmovl %esi, 8(%ecx) # ...and store it to dst
    mrmovl 12(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos44
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos44: rmmovl %esi, 12(%ecx) # ...and store it to dst
```

mrmovl 16(%ebx), %esi # read val from src...

```
# val <= 0?
    andl %esi, %esi
    ile Npos45
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos45: rmmovl %esi, 16(%ecx) # ...and store it to dst
    mrmovl 20(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos46
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos46: rmmovl %esi, 20(%ecx) # ...and store it to dst
    mrmovl 24(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    ile Npos47
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos47: rmmovl %esi, 24(%ecx) # ...and store it to dst
    mrmovl 28(%ebx), %esi # read val from src...
    iaddl $32,%ebx
                            # src+=8
    rmmovl %esi, 28(%ecx) # ...and store it to dst
    andl %esi, %esi
                            # val <= 0?
    jle Npos48
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos48: iaddl $32,%ecx
                                 # dst+=8
    iaddl $-8,%edx
####### End of 8-element checking and 'ncopy ########
### Check if left elements are more than 4, and if so, #######
### we 'ncopy' 4 elements.
                                      ################
Loop3: iaddl $4,%edx
                                 # len=4 > 0 ?
    jl Loop2
                   # if so, goto Loop:
    mrmovl (%ebx), %esi
                            # read val from src...
                            # val <= 0?
    andl %esi, %esi
    jle Npos31
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos31: rmmovl %esi, (%ecx)
                                 # ...and store it to dst
    mrmovl 4(%ebx), %esi # read val from src...
    andl %esi, %esi
                            # val <= 0?
    jle Npos32
                       # if so, goto Npos:
    iaddl $1, %eax
                            # count++
Npos32: rmmovl %esi, 4(%ecx) # ...and store it to dst
```

```
mrmovl 8(%ebx), %esi # read val from src...
    andl %esi, %esi
                           # val <= 0?
    jle Npos33
                      # if so, goto Npos:
    iaddl $1, %eax
                           # count++
Npos33: rmmovl %esi, 8(%ecx) # ...and store it to dst
    mrmovl 12(%ebx), %esi # read val from src...
    iaddl $16,%ebx
                           # src++++++
    rmmovl %esi, 12(%ecx) # ...and store it to dst
    andl %esi, %esi
                           # val <= 0?
    jle Npos34
                      # if so, goto Npos:
                           # count++
    iaddl $1, %eax
Npos34: iaddl $16,%ecx
                               # dst++++++
    iaddl $-4,%edx
####### End of 4-element checking and 'ncopy ########
### Check if left elements are more than 2, and if so, #######
### we 'ncopy' 2 elements.
                                    # len+2 < 0 ?
Loop2: iaddl $2,%edx
    jl Loop1
                  # if so, goto Loop1:
                           # read val from src...
    mrmovl (%ebx), %esi
                           # val <= 0?
    andl %esi, %esi
    jle Npos21
                      # if so, goto Npos:
    iaddl $1, %eax
                           # count++
Npos21: rmmovl %esi, (%ecx)
                               # ...and store it to dst
    mrmovl 4(%ebx), %esi # read val from src...
    iaddl $8,%ebx
                           # src++++
    rmmovl %esi, 4(%ecx) # ...and store it to dst
    andl %esi, %esi
                           # val <= 0?
    jle Npos22
                      # if so, goto Npos:
                           # count++
    iaddl $1, %eax
Npos22: iaddl $8, %ecx
                               # dst++++
    iaddl $-2,%edx
####### End of 2-element checking and 'ncopy ########
### Check if left elements are more than 1, and if so, #######
### we 'ncopy' 1 elements.
                                    Loop1: iaddl $1,%edx
                           # len+1 < 0?
                      # if so, goto Done:
    jl Done
    mrmovl (%ebx), %esi
                           # read val from src...
    iaddl $4,%ebx
                           # src++
```

```
rmmovl %esi, (%ecx)
                        # ...and store it to dst
    andl %esi, %esi
                        # val <= 0?
    jle Done
                # if so, goto Npos:
    iaddl $1, %eax
                        # count++
####### End of 1-element checking and 'ncopy ########
# Do not modify the following section of code
# Function epilogue.
Done:
                           # Restore callee-save registers
    popl %edi
    popl %ebx
    popl %esi
    rrmovl %ebp, %esp
    popl %ebp
    ret
# Keep the following label at the end of your function
End:
#/* $end ncopy-ys */
```

Ending of ncopy.ys

Beginning of pipe-full.hcl

```
#/* $begin pipe-all-hcl */
HCL Description of Control for Pipelined Y86 Processor
                                                   #
    Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
                                                  #
## Your task is to implement the iaddl and leave instructions
## The file contains a declaration of the icodes
## for iaddl (IIADDL) and leave (ILEAVE).
## Your job is to add the rest of the logic to make it work
Leader's name and ID.
#Descriptions:
# Both instructions leave and iaddl are implemented here, which are#
# similar to those of 'seq'.
# For iaddl/IIADDL, the work is almost the same as that of 'seq'
# version. The difference is that information, such as source
                                                 #
# register or destine register is acquired from pipeline registers.#
# (It's very lucky to see all forwarding logic has already been
# implmeneted)
# For leave/ILEAVE, the work is more complicated. Since this is a #
# load instruction, attention must be paid to avoidance of data
# hazards. By careful analysis, we decide that ILEAVE can be
# grouped with IMRMOVL, IPOPL when coping with data hazards, which #
# largely reduced complexity of the job.
#iaddl Details:
# 1.instr_valid
                                  #
#2.need regids
#3.need valC
#4.d srcB - D rB
#5.d dstE-D rB
#6.aluA - valC
#7.aluB - valB
#8.set cc
#leave Details:
#1.instr_vali
# 2.need regids
#3.d srcA - REBP
#4.d dstE-RESP
#5.d dstM - REBP
```

```
# 6.aluA - E_valA
                               #
#7.aluB - 4
#8.mem_addr - M_valA
#9.mem_read
                               #
# 10.F_stall
                               #
# 11.D_stall
#12.D_bubble
                               #
#13.E bubble
C Include's. Don't alter these
quote '#include <stdio.h>'
quote '#include "isa.h"'
quote '#include "pipeline.h"'
quote '#include "stages.h"'
quote '#include "sim.h"'
quote 'int sim main(int argc, char *argv[]);'
quote 'int main(int argc, char *argv[]){return sim_main(argc,argv);}'
#
    Declarations. Do not change/remove/delete any of these
##### Symbolic representation of Y86 Instruction Codes #############
intsig INOP
         'I_NOP'
intsig IHALT 'I HALT'
intsig IRRMOVL
            'I_RRMOVL'
intsig IIRMOVL'I IRMOVL'
intsig IRMMOVL
            'I RMMOVL'
intsig IMRMOVL
            'I MRMOVL'
intsig IOPL
         'I_ALU'
intsig IJXX'I_JMP'
intsig ICALL 'I CALL'
intsig IRET
         'I_RET'
intsig IPUSHL 'I PUSHL'
intsig IPOPL 'I_POPL'
# Instruction code for iaddl instruction
intsig IIADDL 'I IADDL'
# Instruction code for leave instruction
intsig ILEAVE 'I_LEAVE'
```

Symbolic represenations of Y86 function codes ##### intsig FNONE 'F_NONE' # Default function code ##### Symbolic representation of Y86 Registers referenced ##### intsig RESP 'REG ESP' # Stack Pointer intsig REBP 'REG EBP' # Frame Pointer 'REG NONE' intsig RNONE # Special value indicating "no register" intsig ALUADD 'A ADD' # ALU should add its arguments ##### Possible instruction status values ##### 'STAT BUB' intsig SBUB # Bubble in stage intsig SAOK 'STAT_AOK' # Normal execution intsig SADR 'STAT ADR' # Invalid memory address intsig SINS 'STAT_INS' # Invalid instruction intsig SHLT 'STAT_HLT' # Halt instruction encountered ##### Signals that can be referenced by control logic ############# intsig F_predPC 'pc_curr->pc' # Predicted value of PC

intsig imem icode 'imem icode' # icode field from instruction memory intsig imem ifun 'imem ifun' # ifun field from instruction memory intsig f icode 'if id next->icode' # (Possibly modified) instruction code intsig f_ifun 'if_id_next->ifun' # Fetched instruction function intsig f valC 'if id next->valc' # Constant data of fetched instruction intsig f_valP 'if_id_next->valp' # Address of following instruction boolsig imem error 'imem error' # Error signal from instruction memory boolsig instr_valid 'instr_valid' # Is fetched instruction valid?

intsig D_icode 'if_id_curr->icode' # Instruction code
intsig D_rA 'if_id_curr->ra' # rA field from instruction
intsig D_rB 'if_id_curr->rb' # rB field from instruction
intsig D_valP 'if_id_curr->valp' # Incremented PC

```
intsig d_srcA 'id_ex_next->srca' # srcA from decoded instruction intsig d_srcB 'id_ex_next->srcb' # srcB from decoded instruction intsig d_rvalA 'd_regvala' # valA read from register file intsig d_rvalB 'd_regvalb' # valB read from register file
```



```
intsig E icode 'id ex curr->icode'
                                     # Instruction code
                                     # Instruction function
intsig E ifun 'id ex curr->ifun'
intsig E valC 'id ex curr->valc'
                                     # Constant data
intsig E_srcA 'id_ex_curr->srca'
                                     # Source A register ID
intsig E valA 'id ex curr->vala'
                                     # Source A value
intsig E_srcB 'id_ex_curr->srcb'
                                     # Source B register ID
intsig E_valB 'id_ex_curr->valb'
                                     # Source B value
intsig E dstE'id ex curr->deste'
                                     # Destination E register ID
intsig E_dstM 'id_ex_curr->destm'
                                      # Destination M register ID
```


intsig e_valE 'ex_mem_next->vale' # valE generated by ALU
boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
intsig e_dstE 'ex_mem_next->deste' # dstE (possibly modified to be RNONE)

intsig M_stat 'ex_mem_curr->status' # Instruction status
intsig M_icode 'ex_mem_curr->icode' # Instruction code
intsig M_ifun 'ex_mem_curr->ifun' # Instruction function
intsig M_valA 'ex_mem_curr->vala' # Source A value
intsig M_dstE 'ex_mem_curr->deste' # Destination E register ID
intsig M_valE 'ex_mem_curr->vale' # ALU E value
intsig M_dstM 'ex_mem_curr->destm' # Destination M register ID
boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
boolsig dmem_error 'dmem_error' # Error signal from instruction memory

intsig m_valM 'mem_wb_next->valm' # valM generated by memory intsig m_stat 'mem_wb_next->status' # stat (possibly modified to be SADR)

intsig W_stat 'mem_wb_curr->status' # Instruction status
intsig W_icode 'mem_wb_curr->icode' # Instruction code
intsig W_dstE 'mem_wb_curr->deste' # Destination E register ID
intsig W_valE 'mem_wb_curr->vale' # ALU E value
intsig W_dstM 'mem_wb_curr->destm' # Destination M register ID
intsig W_valM 'mem_wb_curr->valm' # Memory M value

```
Control Signal Definitions.
########## Fetch Stage
                             ## What address should instruction be fetched at
int f pc = [
   # Mispredicted branch. Fetch at incremented PC
   M_icode == IJXX && !M_Cnd : M_valA;
   # Completion of RET instruction.
   W_icode == IRET : W_valM;
   # Default: Use predicted value of PC
    1: F_predPC;
];
## Determine icode of fetched instruction
int f_icode = [
   imem_error: INOP;
    1: imem_icode;
];
# Determine ifun
int f_ifun = [
   imem_error: FNONE;
    1: imem_ifun;
];
# Is instruction valid?
bool instr valid = f icode in
   { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL, ILEAVE,
     IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
# Determine status code for fetched instruction
int f_stat = [
   imem_error: SADR;
    !instr valid: SINS;
   f_icode == IHALT : SHLT;
   1 : SAOK;
];
```

Does fetched instruction require a regid byte?

f icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,

bool need_regids =

```
IIRMOVL, IRMMOVL, IMRMOVL };
```

```
# Does fetched instruction require a constant word?
bool need_valC =
    f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
# Predict next value of PC
int f predPC = [
    f_icode in { IJXX, ICALL } : f_valC;
    1 : f_valP;
];
## What register should be used as the A source?
int d_srcA = [
    D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
    D_icode in { IPOPL, IRET } : RESP;
    D_icode in { ILEAVE } : REBP;
     1: RNONE; # Don't need register
];
## What register should be used as the B source?
int d srcB = [
    D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB;
    D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
     1: RNONE; # Don't need register
];
## What register should be used as the E destination?
int d dstE = [
    D icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL} : D rB;
    D_icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
    1 : RNONE; # Don't write any register
];
## What register should be used as the M destination?
int d dstM = [
    D_icode in { IMRMOVL, IPOPL } : D_rA;
    D icode in { ILEAVE } : REBP;
    1 : RNONE; # Don't write any register
];
```

```
## Forward into decode stage for valA
int d_valA = [
    D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
    d srcA == e dstE : e valE;
                                 # Forward valE from execute
    d_srcA == M_dstM : m_valM;
                                    # Forward valM from memory
    d_srcA == M_dstE : M_valE;
                                   # Forward valE from memory
    d_srcA == W_dstM : W_valM;
                                    # Forward valM from write back
    d_srcA == W_dstE : W_valE;
                                   # Forward valE from write back
    1 : d_rvalA; # Use value read from register file
];
int d_valB = [
    d srcB == e_dstE : e_valE;
                                 # Forward valE from execute
    d_srcB == M_dstM : m_valM;
                                    # Forward valM from memory
    d srcB == M dstE : M valE;
                                   # Forward valE from memory
    d_srcB == W_dstM : W_valM;
                                    # Forward valM from write back
    d_srcB == W_dstE : W_valE;
                                   # Forward valE from write back
    1 : d_rvalB; # Use value read from register file
];
## Select input A to ALU
int aluA = [
    E_icode in { IRRMOVL, IOPL, ILEAVE } : E_valA;
    E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E valC;
    E icode in { ICALL, IPUSHL } : -4;
    E_icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
];
## Select input B to ALU
int aluB = [
    E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
               IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
    E icode in { IRRMOVL, IIRMOVL } : 0;
    E_icode in { ILEAVE } : 4;
    # Other instructions don't need ALU
];
## Set the ALU function
int alufun = [
    E icode == IOPL : E ifun;
```

What should be the A value?

```
1: ALUADD;
];
## Should the condition codes be updated?
bool set_cc = (E_icode in {IOPL, IIADDL } ) &&
    # State changes only during normal operation
    !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS, SHLT };
## Generate valA in execute stage
                      # Pass valA through stage
int e_valA = E_valA;
## Set dstE to RNONE in event of not-taken conditional move
int e_dstE = [
    E_icode == IRRMOVL && !e_Cnd : RNONE;
    1 : E_dstE;
];
## Select memory address
int mem addr = [
    M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
    M_icode in { IPOPL, IRET } : M_valA;
    M_icode in { ILEAVE } : M_valA;
    # Other instructions don't need address
];
## Set read control signal
bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
## Set write control signal
bool mem write = M icode in { IRMMOVL, IPUSHL, ICALL };
#/* $begin pipe-m_stat-hcl */
## Update the status
int m_stat = [
    dmem_error: SADR;
    1 : M_stat;
1;
#/* $end pipe-m_stat-hcl */
## Set E port register ID
int w_dstE = W_dstE;
```

```
## Set E port value
int w_valE = W_valE;
## Set M port register ID
int w dstM = W dstM;
## Set M port value
int w_valM = W_valM;
## Update processor status
int Stat = [
    W_stat == SBUB : SAOK;
    1: W_stat;
1;
# Should I stall or inject a bubble into Pipeline Register F?
# At most one of these can be true.
bool F bubble = 0;
bool F stall =
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                  #Dst value generated after M stage
     E_dstM in { d_srcA, d_srcB } | |
                                       #but D needs the registers
    # Stalling at fetch while ret passes through pipeline
    IRET in { D_icode, E_icode, M_icode };
# Should I stall or inject a bubble into Pipeline Register D?
# At most one of these can be true.
bool D stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                  #Dst value generated after M stage
      E dstM in { d srcA, d srcB };
                                       #but E needs the registers
bool D_bubble =
    # Mispredicted branch
    (E icode == IJXX && !e Cnd) ||
    # Stalling at fetch while ret passes through pipeline
    # but not condition for a load/use hazard
     !(E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in { d_srcA, d_srcB }) &&
       IRET in { D icode, E icode, M icode };
# Should I stall or inject a bubble into Pipeline Register E?
# At most one of these can be true.
```

```
bool E_stall = 0;
bool E_bubble =
    # Mispredicted branch
    (E_icode == IJXX && !e_Cnd) ||
    # Conditions for a load/use hazard
    E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
      E_dstM in { d_srcA, d_srcB};
# Should I stall or inject a bubble into Pipeline Register M?
# At most one of these can be true.
bool M_stall = 0;
# Start injecting bubbles as soon as exception passes through memory stage
bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };
# Should I stall or inject a bubble into Pipeline Register W?
bool W_stall = W_stat in { SADR, SINS, SHLT };
bool W_bubble = 0;
#/* $end pipe-all-hcl */
```

Ending of pipe-full.hcl

2.3.3 Evaluation

Now, we are going to evaluate the result of part C.

1. Firstly, as shown in the figure below, our modifications do not change the correctness of existing instructions.

```
File Edit View Search Terminal Help
         OK
         OK
60
         OK
61
62
         OK
         OK
64
         OK
128
         OK
192
         OK
256
         OK
68/68 pass correctness test
```

2. Secondly, as shown in the figure below, the ncopy file is 948bytes, less than the required 1000bytes.

lingzx@ubuntu:-\$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe; ./check-len.pl < ncopy ncopy length = 948 bytes |lingzx@ubuntu:-\$ |

3. Thirdly, as shown in the figure below, our implementation of iaddl and leave has survived all ISA checks.

```
lingzx@ubuntu:~
File Edit View Search Terminal Help
lingzx@ubuntu:~$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/ptest;
me/home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim TFLAGS=-il)
./optest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -1
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 59 ISA Checks Succeed
./jtest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -1
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
./ctest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
./htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
./htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 870 ISA Checks Succeed
lingzx@ubuntu:-$
```

4. Fourthly, as shown in the figure above, our ncopy function achives an average CPE of 9.89, less than 10.0, which means ncopy performs very well. As expected, the larger the number of elements is, the better the function performs. That is because when there are only several elements, loop unrolling and loose ends increase branch instructions; however, when the number is larger, the reduction of branch instructions caused by loop

unrolling becomes remarkable.

3 Conclusion

3.1 Problems

There are many obstacles in the project. And we are going to share some here.

- 1. Firstly, adjustment to new languages. You can never image how we feel when starting the project. It is just like language bombing. Both Y86 and HCL are new to us. And the related resources on the Internet are so poor that we have no idea how to start. However, after days of searching and thinking, we gradually adjust ourselves to the new languages. Y86 is similar to but much simpler than X86 and MIPS familiar to us. As for HCL, though more complex, the project does not require us to fully master it. It is enough if we just known how to make the logic clear. Besides, thanks to CSAPP, we can acquire a lot of related materials in the book.
- 2. Secondly, debugging assembly codes run by pipeline processor. It is amazingly difficult to debug our codes running by a pipeline processor. Just as the pipeline architecture is complex, the procedure of debugging is complex, too. The codes are not finished line by line. An instruction is finished in the M or WB stage and the next several instructions are already on the way. However, this does not both us in the end. Gradually, we learn to examine the contents of states and inputs of different stages and this exactly deepens our understanding of pipeline processors.
- 3. Thirdly, understanding of stack pointer. This is exactly a detail problem. In this semester, we have read a lot of assembly codes but wrote little.

The stack is used when passing arguments, saving registers and calling functions. As written in the given Y86 code examples, the convention is that, on entering a function, we save the base pointer(ebp), and copy the stack pointer(esp) to the base pointer. It takes us a long time to figure out why the address of the first argument is ebp+8. And finally, by carefully observing the contents of the stack, we found when esp is copied to ebp, the stack is pushed twice: one is to save the return address and the other is to save ebp. Also, on the same problem, we spend a long time to debug our rsum function just because we pass an argument when calling the function by pushing the stack BUT forgot to pop the stack to restore the stack pointer after the function is returned.

3.2 Achievements

- 1. Firstly, it is great to see we have achieved an average CPE less than 10.0. This a result of our careful design of our logic and implementation. And all of us three members have contributed a lot in the process.
- 2. Secondly, we have successfully implemented leave instruction. Leave is more complicated than iaddl, especially in the pipeline architecture because it involves necessary load-read hazard, but we have implemented it.