

# Project 1: Optimizing the Performance of a Pipelined Processor

000, x, x-email

001, y, y-email

002, z, z-email

April 29, 2018

## 1 Introduction

[In this section you should briefly introduce the task in your own words, and what youve done in this project. A simple copy from project1.pdf is not permitted.]

[You should also list the arrangement of each member here. For example, you can write, student-x finished part A and B, student-y finished part C and student-z finished the report (of course we suggest each student to make contributions to coding tasks.)]

## 2 Experiments

[This is the main part of your report. It includes three parts and in each part, you need to write concretely, logically but not in full details.]

### 2.1 Part A

#### 2.1.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

#### 2.1.2 Code

[In this part, you should place your code and make it readable in Microsoft Word, please. Writing necessary comments for codes is a good habit.]

### 2.1.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

## 2.2 Part B

### 2.2.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

### 2.2.2 Code

[In this part, you should place your code and make it readable in Latex, please. Writing necessary comments for codes is a good habit.]

### 2.2.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

## 2.3 Part C

### 2.3.1 Analysis

In this part, we are required to optimize the performance of a function `ncopy`, which copies the data from source address to destine address and return the number of positive integers contained in the source. And to achieve this goal, optimization of both algorithm and hardware is allowed. So, this part is a test of our overall capability of pipeline architecture.

The performance of the function is evaluated with CPE, so what we need to do is to reduce average CPE as more as possible. The difficulties lie in several aspects below, and we have also figured out the answer.

1. What makes the function perform poorly? A: Great number of branch instructions, high cost of computation involving immediate integers and stall penalty from load-read instructions. We are not talking about misprediction penalty of conditional branches but just the proportion of branch instructions that would cost a lot of cycles.
2. How can we reduce branch instructions, computation cost and stall penalty? A: Reduce instructions of conditional branches to improve our algorithm, add new instruction(s) to increase support for immediate computation and adjust sequence of some instructions.

3. What should we do in software layer? A: Modify `ncopy.js`, and apply technique of loop unrolling to reduce number of branch instructions, use instruction(s) that supports immediate computation better when necessary and adjust sequence of some instructions that would cause a data hazard.
4. What should we do in hardware layer? A: Modify `pipe-full.hcl`, and implement logic that supports immediate computation, that is `iaddl`. (Apart from `iaddl`, `ileave` is also implemented here according to the requirement but it is found to be of no use in this part.) Now we will elaborate what we do here.

Firstly, loop unrolling. Technique of loop unrolling reduces the number of branch instructions and thus reduce the number of instructions to execute. We have a loop that performs `ncopy` of 16 elements. In the primitive version of `ncopy` every time a number is copied there would be a check whether the loop should be over. Thus, we reduce the number of instructions by 15 every 16 elements, which also means that the CPE could be decreased by about 15/16 with technique of loop unrolling. Also, we need to tie up some loose ends. To achieve better performance, after the 16-element loop, we do the `ncopy` work with 8, 4, 2 and 1 element(s) successively if there are that many elements left.

Secondly, use `iaddl` for immediate computation. Decreasing of `len` and increasing of `count`, `p_src` and `p_dst` are involved with immediate operands. We could have CPE decreased by 2 with this step.

Thirdly, avoid load-read stall penalty. It is easy to find `amrmovl x1, x2` instruction followed by a `rmmovl x2, x3` instruction, which intends to copy `*p_x1` to `*p_x3`. But since `mrmovl` is a load instruction and `rmmovl` needs to read the same register. So, codes like this would cause a penalty of one cycle. In other words, by inserting some other instructions into the two instructions can decrease the CPE approximately by 1.

Fourthly, implementation of `iaddl` and `ileave`. Detailed descriptions of `iaddl` and `leave` can be seen in the beginning part of `seq-full.hcl` and `pipe-full.hcl`. (Although we are talking about implementation of pipeline processor, but the operations of the two instructions are similar to that of a sequence processor). `iaddl`, which adds an immediate operand to a register, can be accomplished by combination of `irmovl` and `addl`. `leave`, which decrease stack pointer and load data to base pointer register memory addressed by itself, can be accomplished by combination of `mrmovl` and `popl`. Inspired by instructions similar to them, we could modify the `hcl` file properly. Here are some further details. `iaddl`: `instr_vali`, `need_regids`, `need_valC`, `d_srcB = D_rB`, `d_dstE = D_rB`, `aluA = valC`, `aluB = valB`, `set_cc`. `leave`: `instr_vali`, `need_regids`, `d_srcA = REBP`, `d_dstE = RESP`, `d_dstM = REBP`, `aluA = E_valA`, `aluB = 4`, `mem_addr = M_valA`, `mem_read`, `F_stall`, `D_stall`, `D_bubble`, `E_bubble`. Using `iaddl` instruction can also reduce CPE by about 2.

## 2.3.2 Code

- **ncopy.js**

```

1  /* $begin ncopy-ys */
2  # 948bytes < 1000bytes
3  # Average CPE = 9.89
4  # The trick used in the ncopy function is loop unrolling.
5  # 1.Fisrt we iteratively 'ncopy' 16 elements until there are
   fewer
6  # than 16 elements left.
7  # 2.Then check if left elements are more than 8, and if so,
8  # we 'ncopy' 8 elements.
9  # 3.Repeat procedure2 by checking and 'ncopy' 4, 2, 1 element(
   s).
10 # The modifications above reduces number of condition branch
11 # instructions, and thus improve the performance of CPU.
12 # Also, some sequences of instructions are modified.
13 # Src-plus and count-plus instructions are inserted between
14 # some rmmovl and rmmovl instructions to avoid a stalling
15 # due to data hazard.
16 #####
17 # ncopy.js - Copy a src block of len ints to dst.
18 # Return the number of positive ints (>0) contained in src.
19 #
20 # Include your name and ID here.
21 #
22 # Describe how and why you modified the baseline code.
23 #
24 #####
25 # Do not modify this portion
26 # Function prologue.
27 ncopy:  pushl %ebp      # Save old frame pointer
28         rmmovl %esp,%ebp # Set up new frame pointer
29         pushl %esi      # Save callee-save regs
30         pushl %ebx
31         pushl %edi
32         mrmovl 8(%ebp),%ebx # src
33         mrmovl 16(%ebp),%edx # len
34         mrmovl 12(%ebp),%ecx # dst
35
36 #####
37 # You can modify this portion
38 xorl %eax,%eax      # count = 0;
39
40 ##### Iteratively 'ncopy' 16 elements until
   #####
41 ##### fewer than 16 elements left.
   #####
42 Loop5:  iaddl $-16,%edx  # len-=16 > 0 ?
43         jl Loop4        # if so, goto Loop:
44
45         mrmovl (%ebx), %esi # read val from src...
46         andl %esi, %esi    # val <= 0?
47         jle Npos51        # if so, goto Npos:
48         iaddl $1, %eax     # count++
49 Npos51: rmmovl %esi, (%ecx) # ...and store it to dst
50

```

```

51     mrmovl 4(%ebx), %esi    # read val from src...
52     andl %esi, %esi        # val <= 0?
53     jle Npos52             # if so, goto Npos:
54     iaddl $1, %eax         # count++
55 Npos52: rmmovl %esi, 4(%ecx) # ...and store it to dst
56
57     mrmovl 8(%ebx), %esi    # read val from src...
58     andl %esi, %esi        # val <= 0?
59     jle Npos53             # if so, goto Npos:
60     iaddl $1, %eax         # count++
61 Npos53: rmmovl %esi, 8(%ecx) # ...and store it to dst
62
63     mrmovl 12(%ebx), %esi   # read val from src...
64     andl %esi, %esi        # val <= 0?
65     jle Npos54             # if so, goto Npos:
66     iaddl $1, %eax         # count++
67 Npos54: rmmovl %esi, 12(%ecx) # ...and store it to dst
68
69     mrmovl 16(%ebx), %esi   # read val from src...
70     andl %esi, %esi        # val <= 0?
71     jle Npos55             # if so, goto Npos:
72     iaddl $1, %eax         # count++
73 Npos55: rmmovl %esi, 16(%ecx) # ...and store it to dst
74
75     mrmovl 20(%ebx), %esi   # read val from src...
76     andl %esi, %esi        # val <= 0?
77     jle Npos56             # if so, goto Npos:
78     iaddl $1, %eax         # count++
79 Npos56: rmmovl %esi, 20(%ecx) # ...and store it to dst
80
81     mrmovl 24(%ebx), %esi   # read val from src...
82     andl %esi, %esi        # val <= 0?
83     jle Npos57             # if so, goto Npos:
84     iaddl $1, %eax         # count++
85 Npos57: rmmovl %esi, 24(%ecx) # ...and store it to dst
86
87     mrmovl 28(%ebx), %esi   # read val from src...
88     andl %esi, %esi        # val <= 0?
89     jle Npos58             # if so, goto Npos:
90     iaddl $1, %eax         # count++
91 Npos58: rmmovl %esi, 28(%ecx) # ...and store it to dst
92
93     mrmovl 32(%ebx), %esi   # read val from src...
94     andl %esi, %esi        # val <= 0?
95     jle Npos59             # if so, goto Npos:
96     iaddl $1, %eax         # count++
97 Npos59: rmmovl %esi, 32(%ecx) # ...and store it to dst
98
99     mrmovl 36(%ebx), %esi   # read val from src...
100    andl %esi, %esi        # val <= 0?
101    jle Npos510            # if so, goto Npos:
102    iaddl $1, %eax         # count++
103 Npos510: rmmovl %esi, 36(%ecx) # ...and store it to dst
104
105    mrmovl 40(%ebx), %esi   # read val from src...
106    andl %esi, %esi        # val <= 0?
107    jle Npos511            # if so, goto Npos:

```

```

108     iaddl $1, %eax    # count++
109 Npos511:rmmovl %esi, 40(%ecx) # ...and store it to dst
110
111     mrmovl 44(%ebx), %esi # read val from src...
112     andl %esi, %esi    # val <= 0?
113     jle Npos512        # if so, goto Npos:
114     iaddl $1, %eax    # count++
115 Npos512:rmmovl %esi, 44(%ecx) # ...and store it to dst
116
117     mrmovl 48(%ebx), %esi # read val from src...
118     andl %esi, %esi    # val <= 0?
119     jle Npos513        # if so, goto Npos:
120     iaddl $1, %eax    # count++
121 Npos513:rmmovl %esi, 48(%ecx) # ...and store it to dst
122
123     mrmovl 52(%ebx), %esi # read val from src...
124     andl %esi, %esi    # val <= 0?
125     jle Npos514        # if so, goto Npos:
126     iaddl $1, %eax    # count++
127 Npos514:rmmovl %esi, 52(%ecx) # ...and store it to dst
128
129     mrmovl 56(%ebx), %esi # read val from src...
130     andl %esi, %esi    # val <= 0?
131     jle Npos515        # if so, goto Npos:
132     iaddl $1, %eax    # count++
133 Npos515:rmmovl %esi, 56(%ecx) # ...and store it to dst
134
135     mrmovl 60(%ebx), %esi # read val from src...
136     iaddl $64, %ebx    # src+=16
137     rmmovl %esi, 60(%ecx) # ...and store it to dst
138     andl %esi, %esi    # val <= 0?
139     jle Npos516        # if so, goto Npos:
140     iaddl $1, %eax    # count++
141 Npos516:iaddl $64, %ecx # dst+=16
142     jmp Loop5         # goto Loop:
143 ##### Iterative 'ncopy' of 16 elements is over
144 #####
145
146
147 ### Check if left elements are more than 8, and if so,
148 #####
149 ### we 'ncopy' 8 elements. #####
150 Loop4: iaddl $8, %edx # len-=4 > 0 ?
151     jl Loop3         # if so, goto Loop:
152
153     mrmovl (%ebx), %esi # read val from src...
154     andl %esi, %esi    # val <= 0?
155     jle Npos41        # if so, goto Npos:
156     iaddl $1, %eax    # count++
157 Npos41: rmmovl %esi, (%ecx) # ...and store it to dst
158
159     mrmovl 4(%ebx), %esi # read val from src...
160     andl %esi, %esi    # val <= 0?
161     jle Npos42        # if so, goto Npos:
162     iaddl $1, %eax    # count++
163 Npos42: rmmovl %esi, 4(%ecx) # ...and store it to dst

```

```

163      mrmovl 8(%ebx), %esi    # read val from src...
164      andl %esi, %esi        # val <= 0?
165      jle Npos43             # if so, goto Npos:
166      iaddl $1, %eax         # count++
167      Npos43: rmmovl %esi, 8(%ecx) # ...and store it to dst
168
169
170      mrmovl 12(%ebx), %esi   # read val from src...
171      andl %esi, %esi        # val <= 0?
172      jle Npos44             # if so, goto Npos:
173      iaddl $1, %eax         # count++
174      Npos44: rmmovl %esi, 12(%ecx) # ...and store it to dst
175
176
177      mrmovl 16(%ebx), %esi   # read val from src...
178      andl %esi, %esi        # val <= 0?
179      jle Npos45             # if so, goto Npos:
180      iaddl $1, %eax         # count++
181      Npos45: rmmovl %esi, 16(%ecx) # ...and store it to dst
182
183
184      mrmovl 20(%ebx), %esi   # read val from src...
185      andl %esi, %esi        # val <= 0?
186      jle Npos46             # if so, goto Npos:
187      iaddl $1, %eax         # count++
188      Npos46: rmmovl %esi, 20(%ecx) # ...and store it to dst
189
190
191      mrmovl 24(%ebx), %esi   # read val from src...
192      andl %esi, %esi        # val <= 0?
193      jle Npos47             # if so, goto Npos:
194      iaddl $1, %eax         # count++
195      Npos47: rmmovl %esi, 24(%ecx) # ...and store it to dst
196
197
198      mrmovl 28(%ebx), %esi   # read val from src...
199      iaddl $32, %ebx         # src+=8
200      rmmovl %esi, 28(%ecx)   # ...and store it to dst
201      andl %esi, %esi        # val <= 0?
202      jle Npos48             # if so, goto Npos:
203      iaddl $1, %eax         # count++
204      Npos48: iaddl $32, %ecx   # dst+=8
205      iaddl $-8, %edx
206      ##### End of 8-element checking and 'ncopy' #####
207
208
209      ### Check if left elements are more than 4, and if so,
210      #####
211      ### we 'ncopy' 4 elements. #####
212      Loop3: iaddl $4, %edx    # len-=4 > 0 ?
213      jl Loop2                # if so, goto Loop:
214
215
216      mrmovl (%ebx), %esi     # read val from src...
217      andl %esi, %esi        # val <= 0?
218      jle Npos31             # if so, goto Npos:
219      iaddl $1, %eax         # count++
220      Npos31: rmmovl %esi, (%ecx) # ...and store it to dst
221
222
223      mrmovl 4(%ebx), %esi    # read val from src...
224      andl %esi, %esi        # val <= 0?
225      jle Npos32             # if so, goto Npos:

```

```

219     iaddl $1, %eax      # count++
220 Npos32: rmmovl %esi, 4(%ecx) # ...and store it to dst
221
222     mrmovl 8(%ebx), %esi # read val from src...
223     andl %esi, %esi      # val <= 0?
224     jle Npos33           # if so, goto Npos:
225     iaddl $1, %eax      # count++
226 Npos33: rmmovl %esi, 8(%ecx) # ...and store it to dst
227
228     mrmovl 12(%ebx), %esi # read val from src...
229     iaddl $16,%ebx       # src+++++++
230     rmmovl %esi, 12(%ecx) # ...and store it to dst
231     andl %esi, %esi      # val <= 0?
232     jle Npos34           # if so, goto Npos:
233     iaddl $1, %eax      # count++
234 Npos34: iaddl $16,%ecx   # dst+++++++
235     iaddl $-4,%edx
236 ##### End of 4-element checking and 'ncopy' #####
237
238
239 ### Check if left elements are more than 2, and if so,
240 #####
241 ### we 'ncopy' 2 elements. #####
242 Loop2: iaddl $2,%edx     # len+2 < 0 ?
243     jl Loop1            # if so, goto Loop1:
244     mrmovl (%ebx), %esi # read val from src...
245     andl %esi, %esi      # val <= 0?
246     jle Npos21           # if so, goto Npos:
247     iaddl $1, %eax      # count++
248 Npos21: rmmovl %esi, (%ecx) # ...and store it to dst
249     mrmovl 4(%ebx), %esi # read val from src...
250     iaddl $8,%ebx        # src++++
251     rmmovl %esi, 4(%ecx) # ...and store it to dst
252     andl %esi, %esi      # val <= 0?
253     jle Npos22           # if so, goto Npos:
254     iaddl $1, %eax      # count++
255 Npos22: iaddl $8, %ecx   # dst++++
256     iaddl $-2,%edx
257 ##### End of 2-element checking and 'ncopy' #####
258
259
260 ### Check if left elements are more than 1, and if so,
261 #####
262 ### we 'ncopy' 1 elements. #####
263 Loop1: iaddl $1,%edx     # len+1 < 0?
264     jl Done             # if so, goto Done:
265     mrmovl (%ebx), %esi # read val from src...
266     iaddl $4,%ebx        # src++
267     rmmovl %esi, (%ecx) # ...and store it to dst
268     andl %esi, %esi      # val <= 0?
269     jle Done            # if so, goto Npos:
270     iaddl $1, %eax      # count++
271 ##### End of 1-element checking and 'ncopy' #####
272
273 # Do not modify the following section of code
274 # Function epilogue.
275 Done:

```



```

274     popl %edi                # Restore callee-save registers
275     popl %ebx
276     popl %esi
277     rrmovl %ebp, %esp
278     popl %ebp
279     ret
280 #####
281 # Keep the following label at the end of your function
282 End:
283 /* $end ncopy-ys */
284
285

```

### • pipe-full.hcl

```

1  /* $begin pipe-all-hcl */
2  #####
3  #   HCL Description of Control for Pipelined Y86 Processor
4  #
5  #   Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
6  #
7  #####
8  ## Your task is to implement the iaddl and leave instructions
9  ## The file contains a declaration of the icodes
10 ## for iaddl (IIADDL) and leave (ILEAVE).
11 ## Your job is to add the rest of the logic to make it work
12
13 #####
14 #                               Leader's name and ID.
15 #
16 #
17 #####
18 #Descriptions:
19 # Both instructions leave and iaddl are implemented here,
20 # which are
21 # similar to those of 'seq'.
22 # For iaddl/IIADDL, the work is almost the same as that of '
23 # seq'
24 # version. The difference is that information, such as source
25 #
26 # register or destine register is acquired from pipeline
27 # registers.
28 # (It's very lucky to see all forwarding logic has already
29 # been
30 # implmented)
31 # For leave/ILEAVE, the work is more complicated. Since this
32 # is a
33 # load instruction, attention must be paid to avoidance of
34 # data
35 # hazards. By careful analysis, we decide that ILEAVE can be
36 #
37 # grouped with IMRMOVL, IPOPL when coping with data hazards,
38 # which
39 # largely reduced complexity of the job.
40 #####
41 #iaddl Details:

```

```

31 # 1.instr_valid          #
32 # 2.need_regids         #
33 # 3.need_valC           #
34 # 4.d_srcB - D_rB       #
35 # 5.d_dstE - D_rB       #
36 # 6.aluA - valC         #
37 # 7.aluB - valB         #
38 # 8.set_cc              #
39 #leave Details:         #
40 # 1.instr_vali          #
41 # 2.need_regids         #
42 # 3.d_srcA - REBP       #
43 # 4.d_dstE - RESP       #
44 # 5.d_dstM - REBP       #
45 # 6.aluA - E_valA       #
46 # 7.aluB - 4            #
47 # 8.mem_addr - M_valA   #
48 # 9.mem_read            #
49 # 10.F_stall            #
50 # 11.D_stall            #
51 # 12.D_bubble           #
52 # 13.E_bubble           #
53 #####
54 #####
55
56 #####
57 # C Include's. Don't alter these
58 #
59 #####
60 quote '#include <stdio.h>'
61 quote '#include "isa.h"'
62 quote '#include "pipeline.h"'
63 quote '#include "stages.h"'
64 quote '#include "sim.h"'
65 quote 'int sim_main(int argc, char *argv[]);'
66 quote 'int main(int argc, char *argv[]){return sim_main(argc,
    argv);}'
67
68 #####
69 # Declarations. Do not change/remove/delete any of these
70 #
71 #####
72 ##### Symbolic representation of Y86 Instruction Codes
73 #####
74 intsig INOP 'INOP'
75 intsig IHALT 'IHALT'
76 intsig IRRMOVL 'IRRMOVL'
77 intsig IIRMOVL 'IIRMOVL'
78 intsig IRMMOVL 'IRMMOVL'
79 intsig IMRMOVL 'IMRMOVL'
80 intsig IOPL 'IOPL'
81 intsig IJXX 'IJXX'
82 intsig ICALL 'ICALL'
83 intsig IRET 'IRET'
84 intsig IPUSHL 'IPUSHL'

```

```

84 intsig IPOPL      'IPOPL'
85 # Instruction code for iaddl instruction
86 intsig IIADDL     'IIADDL'
87 # Instruction code for leave instruction
88 intsig ILEAVE     'ILEAVE'
89
90 ##### Symbolic representations of Y86 function codes
91 #####
92 intsig FNONE      'FNONE'          # Default function code
93
94 ##### Symbolic representation of Y86 Registers referenced
95 #####
96 intsig RESP       'REG_ESP'         # Stack Pointer
97 intsig REBP        'REG_EBP'         # Frame Pointer
98 intsig RNONE       'REG_NONE'        # Special value
99      indicating "no register"
100
101 ##### ALU Functions referenced explicitly
102 #####
103 intsig ALUADD      'A_ADD'           # ALU should add its
104      arguments
105
106 ##### Possible instruction status values
107 #####
108 intsig SBUB        'STAT_BUB'        # Bubble in stage
109 intsig SAOK         'STAT_AOK'        # Normal execution
110 intsig SADR         'STAT_ADR'        # Invalid memory address
111 intsig SINS         'STAT_INS'        # Invalid instruction
112 intsig SHLT         'STAT_HLT'        # Halt instruction encountered
113
114 ##### Signals that can be referenced by control logic
115 #####
116
117 ##### Pipeline Register F
118 #####
119 intsig F_predPC    'pc_curr->pc'     # Predicted value of PC
120
121 ##### Intermediate Values in Fetch Stage
122 #####
123 intsig imem_icode   'imem_icode'      # icode field from
124      instruction memory
125 intsig imem_ifun     'imem_ifun'      # ifun  field from
126      instruction memory
127 intsig f_icode       'if_id_next->icode' # (Possibly modified)
128      instruction code
129 intsig f_ifun        'if_id_next->ifun'  # Fetched instruction
130      function
131 intsig f_valC        'if_id_next->valc'  # Constant data of
132      fetched instruction
133 intsig f_valP        'if_id_next->valp'  # Address of following
134      instruction
135 boolsig imem_error   'imem_error'      # Error signal from
136      instruction memory
137 boolsig instr_valid  'instr_valid'      # Is fetched instruction
138      valid?

```

```

124 ##### Pipeline Register D
125 #####
126 intsig D_icode 'if_id_curr->icode' # Instruction code
127 intsig D_rA 'if_id_curr->ra' # rA field from
128 instruction # rB field from
129 intsig D_rB 'if_id_curr->rb' # rB field from
130 instruction # Incremented PC
131 ##### Intermediate Values in Decode Stage
132 #####
133 intsig d_srcA 'id_ex_next->srca' # srcA from decoded
134 instruction # srcB from decoded
135 intsig d_srcB 'id_ex_next->srcb' # srcB from decoded
136 instruction # valA read from register
137 intsig d_rvalA 'd_regvala' # valA read from register
138 file # valB read from register
139 intsig d_rvalB 'd_regvalb' # valB read from register
140 file
141 ##### Pipeline Register E
142 #####
143 intsig E_icode 'id_ex_curr->icode' # Instruction code
144 intsig E_ifun 'id_ex_curr->ifun' # Instruction function
145 intsig E_valC 'id_ex_curr->valc' # Constant data
146 intsig E_srcA 'id_ex_curr->srca' # Source A register ID
147 intsig E_valA 'id_ex_curr->vala' # Source A value
148 intsig E_srcB 'id_ex_curr->srcb' # Source B register ID
149 intsig E_valB 'id_ex_curr->valb' # Source B value
150 intsig E_dstE 'id_ex_curr->deste' # Destination E register
151 ID # Destination M register
152 intsig E_dstM 'id_ex_curr->destm' # Destination M register
153 ID
154 ##### Intermediate Values in Execute Stage
155 #####
156 intsig e_valE 'ex_mem_next->vale' # valE generated by ALU
157 boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
158 intsig e_dstE 'ex_mem_next->deste' # dstE (possibly
159 modified to be RNONE)
160 ##### Pipeline Register M
161 #####
162 intsig M_stat 'ex_mem_curr->status' # Instruction status
163 intsig M_icode 'ex_mem_curr->icode' # Instruction code
164 intsig M_ifun 'ex_mem_curr->ifun' # Instruction function
165 intsig M_valA 'ex_mem_curr->vala' # Source A value
166 intsig M_dstE 'ex_mem_curr->deste' # Destination E register
167 ID # ALU E value
168 intsig M_valE 'ex_mem_curr->vale' # ALU E value
169 intsig M_dstM 'ex_mem_curr->destm' # Destination M register
170 ID # Condition flag
171 boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
172 boolsig dmem_error 'dmem_error' # Error signal from
173 instruction memory

```

```

164 ##### Intermediate Values in Memory Stage
165 #####
166 intsig m_valM 'mem_wb_next->valm' # valM generated by memory
167 intsig m_stat 'mem_wb_next->status' # stat (possibly modified
    to be SADR)
168
169 ##### Pipeline Register W
170 #####
171 intsig W_stat 'mem_wb_curr->status' # Instruction status
172 intsig W_icode 'mem_wb_curr->icode' # Instruction code
173 intsig W_dstE 'mem_wb_curr->deste' # Destination E register
    ID
174 intsig W_valE 'mem_wb_curr->vale' # ALU E value
175 intsig W_dstM 'mem_wb_curr->destm' # Destination M register
    ID
176 intsig W_valM 'mem_wb_curr->valm' # Memory M value
177 #####
178 # Control Signal Definitions.
179 #
180 #####
181 ##### Fetch Stage
182 #####
183 ## What address should instruction be fetched at
184 int f_pc = [
185     # Mispredicted branch. Fetch at incremented PC
186     M_icode == IJXX && !M_Cnd : M_valA;
187     # Completion of RET instruction.
188     W_icode == IRET : W_valM;
189     # Default: Use predicted value of PC
190     1 : F_predPC;
191 ];
192
193 ## Determine icode of fetched instruction
194 int f_icode = [
195     imem_error : INOP;
196     1: imem_icode;
197 ];
198
199 # Determine ifun
200 int f_ifun = [
201     imem_error : FNONE;
202     1: imem_ifun;
203 ];
204
205 # Is instruction valid?
206 bool instr_valid = f_icode in
207     { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL,
208       ILEAVE,
209       IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
210 # Determine status code for fetched instruction

```

```

211 int f_stat = [
212     imem_error: SADR;
213     !instr_valid : SINS;
214     f_icode == IHALT : SHLT;
215     1 : SAOK;
216 ];
217
218 # Does fetched instruction require a regid byte?
219 bool need_regids =
220     f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,
221                 IIRMOVL, IRMMOVL, IMRMOVL };
222
223 # Does fetched instruction require a constant word?
224 bool need_valC =
225     f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL,
226                 IIADDL };
227
228 # Predict next value of PC
229 int f_predPC = [
230     f_icode in { IJXX, ICALL } : f_valC;
231     1 : f_valP;
232 ];
233 ##### Decode Stage
234 #####
235
236 ## What register should be used as the A source?
237 int d_srcA = [
238     D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
239     D_icode in { IPOPL, IRET } : RESP;
240     D_icode in { ILEAVE } : REBP;
241     1 : RNONE; # Don't need register
242 ];
243
244 ## What register should be used as the B source?
245 int d_srcB = [
246     D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB;
247     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
248     1 : RNONE; # Don't need register
249 ];
250
251 ## What register should be used as the E destination?
252 int d_dstE = [
253     D_icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL } : D_rB;
254     D_icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
255     1 : RNONE; # Don't write any register
256 ];
257
258 ## What register should be used as the M destination?
259 int d_dstM = [
260     D_icode in { IMRMOVL, IPOPL } : D_rA;
261     D_icode in { ILEAVE } : REBP;
262     1 : RNONE; # Don't write any register
263 ];
264
265 ## What should be the A value?

```

```

266 ## Forward into decode stage for valA
267 int d_valA = [
268     D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
269     d_srcA == e_dstE : e_valE; # Forward valE from execute
270     d_srcA == M_dstM : m_valM; # Forward valM from memory
271     d_srcA == M_dstE : M_valE; # Forward valE from memory
272     d_srcA == W_dstM : W_valM; # Forward valM from write
    back
273     d_srcA == W_dstE : W_valE; # Forward valE from write
    back
274     1 : d_rvalA; # Use value read from register file
275 ];
276
277 int d_valB = [
278     d_srcB == e_dstE : e_valE; # Forward valE from execute
279     d_srcB == M_dstM : m_valM; # Forward valM from memory
280     d_srcB == M_dstE : M_valE; # Forward valE from memory
281     d_srcB == W_dstM : W_valM; # Forward valM from write
    back
282     d_srcB == W_dstE : W_valE; # Forward valE from write
    back
283     1 : d_rvalB; # Use value read from register file
284 ];
285
286 ##### Execute Stage
287 #####
288 ## Select input A to ALU
289 int aluA = [
290     E_icode in { IRRMOVL, IOPL, ILEAVE } : E_valA;
291     E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC;
292     E_icode in { ICALL, IPUSHL } : -4;
293     E_icode in { IRET, IPOPL } : 4;
294     # Other instructions don't need ALU
295 ];
296
297 ## Select input B to ALU
298 int aluB = [
299     E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
300         IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
301     E_icode in { IRRMOVL, IIRMOVL } : 0;
302     E_icode in { ILEAVE } : 4;
303     # Other instructions don't need ALU
304 ];
305
306 ## Set the ALU function
307 int alufun = [
308     E_icode == IOPL : E_ifun;
309     1 : ALUADD;
310 ];
311
312 ## Should the condition codes be updated?
313 bool set_cc = (E_icode in { IOPL, IIADDL } ) &&
314     # State changes only during normal operation
315     !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS
    , SHLT };
316

```

```

317 ## Generate valA in execute stage
318 int e_valA = E_valA;    # Pass valA through stage
319
320 ## Set dstE to RNONE in event of not-taken conditional move
321 int e_dstE = [
322     E_icode == IRRMOVL && !e_Cnd : RNONE;
323     1 : E_dstE;
324 ];
325
326 ##### Memory Stage
327 #####
328 ## Select memory address
329 int mem_addr = [
330     M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
331     M_icode in { IPOPL, IRET } : M_valA;
332     M_icode in { ILEAVE } : M_valA;
333     # Other instructions don't need address
334 ];
335
336 ## Set read control signal
337 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
338
339 ## Set write control signal
340 bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
341
342 /* $begin pipe-m_stat-hcl */
343 ## Update the status
344 int m_stat = [
345     dmem_error : SADR;
346     1 : M_stat;
347 ];
348 /* $end pipe-m_stat-hcl */
349
350 ## Set E port register ID
351 int w_dstE = W_dstE;
352
353 ## Set E port value
354 int w_valE = W_valE;
355
356 ## Set M port register ID
357 int w_dstM = W_dstM;
358
359 ## Set M port value
360 int w_valM = W_valM;
361
362 ## Update processor status
363 int Stat = [
364     W_stat == SBUB : SAOK;
365     1 : W_stat;
366 ];
367
368 ##### Pipeline Register Control
369 #####
370 # Should I stall or inject a bubble into Pipeline Register F?
371 # At most one of these can be true.

```



```


372 bool F_bubble = 0;
373 bool F_stall =
374     # Conditions for a load/use hazard
375     E_icode in { IMRMOVL, IPOPL, ILEAVE } &&    #Dst value
        generated after M stage
376     E_dstM in { d_srcA, d_srcB } ||    #but D needs the
        registers
377     # Stalling at fetch while ret passes through pipeline
378     IRET in { D_icode, E_icode, M_icode };
379
380 # Should I stall or inject a bubble into Pipeline Register D?
381 # At most one of these can be true.
382 bool D_stall =
383     # Conditions for a load/use hazard
384     E_icode in { IMRMOVL, IPOPL, ILEAVE } &&    #Dst value
        generated after M stage
385     E_dstM in { d_srcA, d_srcB };    #but E needs the
        registers
386
387 bool D_bubble =
388     # Mispredicted branch
389     (E_icode == IJXX && !e_Cnd) ||
390     # Stalling at fetch while ret passes through pipeline
391     # but not condition for a load/use hazard
392     !(E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in {
        d_srcA, d_srcB }) &&
393     IRET in { D_icode, E_icode, M_icode };
394
395 # Should I stall or inject a bubble into Pipeline Register E?
396 # At most one of these can be true.
397 bool E_stall = 0;
398 bool E_bubble =
399     # Mispredicted branch
400     (E_icode == IJXX && !e_Cnd) ||
401     # Conditions for a load/use hazard
402     E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
403     E_dstM in { d_srcA, d_srcB };
404
405 # Should I stall or inject a bubble into Pipeline Register M?
406 # At most one of these can be true.
407 bool M_stall = 0;
408 # Start injecting bubbles as soon as exception passes through
        memory stage
409 bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in {
        SADR, SINS, SHLT };
410
411 # Should I stall or inject a bubble into Pipeline Register W?
412 bool W_stall = W_stat in { SADR, SINS, SHLT };
413 bool W_bubble = 0;
414 /* Send pipe-all-hcl */
415

```

### 2.3.3 Evaluation


Now, we are going to evaluate the result of part C.

1. Firstly, as shown in the figure below, our modifications do not change the correctness of existing instructions.




```
File Edit View Search Terminal Help
59      OK
60      OK
61      OK
62      OK
63      OK
64      OK
128     OK
192     OK
256     OK
68/68 pass correctness test
```

2. Secondly, as shown in the figure below, the ncopy file is 948bytes, less than the required 1000bytes.



```
lingzx@ubuntu:~$ (cd /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe; ./check-len.pl < ncopy.)
ncopy length = 948 bytes
lingzx@ubuntu:~$
```

3. Thirdly, as shown in the figure below, our implementation of iaddl and leave has survived all ISA checks.



```
lingzx@ubuntu: ~
File Edit View Search Terminal Help
lingzx@ubuntu:~$ (cd /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/ptest; ./optest.pl -s /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim TFLAGS=-ll)
Simulating with /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim -i
All 59 ISA Checks Succeed
./jtest.pl -s /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim -i
Simulating with /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim -i
All 96 ISA Checks Succeed
./ctest.pl -s /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim -i
Simulating with /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim -i
All 22 ISA Checks Succeed
./htest.pl -s /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim -i
Simulating with /home/lingzx/Desktop/ComputerArchitecture/prj1_2/project1-handout/sim/pipe/psim -i
All 870 ISA Checks Succeed
lingzx@ubuntu:~$
```

4. Fourthly, as shown in the figure above, our ncopy function achieves an average CPE of 9.89, less than 10.0, which means ncopy performs very well. As expected, the larger the number of elements is, the better the function performs. That is because when there are only several elements, loop unrolling and loose ends increase branch instructions; however, when the number is larger, the reduction of branch instructions caused by loop unrolling becomes remarkable.

```

44      344      7.82
45      351      7.80
46      361      7.85
47      368      7.83
48      368      7.67
49      375      7.65
50      385      7.70
51      392      7.69
52      398      7.65
53      405      7.64
54      415      7.69
55      422      7.67
56      424      7.57
57      431      7.56
58      441      7.60
59      448      7.59
60      454      7.57
61      461      7.56
62      471      7.60
63      478      7.59
64      478      7.47
Average CPE 9.89
Score 60.0/60.0
lingzx@ubuntu:~/Desktop/ComputerArchiterture/prj1_2/project1-handout/sim/pipe$

```

## 3 Conclusion

### 3.1 Problems

There are many obstacles in the project. And we are going to share some here.

1. Firstly, adjustment to new languages. You can never image how we feel when starting the project. It is just like language bombing. Both Y86 and HCL are new to us. And the related resources on the Internet are so poor that we have no idea how to start. However, after days of searching and thinking, we gradually adjust ourselves to the new languages. Y86 is similar to but much simpler than X86 and MIPS familiar to us. As for HCL, though more complex, the project does not require us to fully master it. It is enough if we just known how to make the logic clear. Besides, thanks to CSAPP, we can acquire a lot of related materials in the book.
2. Secondly, debugging assembly codes run by pipeline processor. It is amazingly difficult to debug our codes running by a pipeline processor. Just as the pipeline architecture is complex, the procedure of debugging is complex, too. The codes are not finished line by line. An instruction is finished in the M or WB stage and the next several instructions are already on the way. However, this does not both us in the end. Gradually, we learn to examine the contents of states and inputs of different stages and this exactly deepens our understanding of pipeline processors.
3. Thirdly, understanding of stack pointer. This is exactly a detail problem. In this semester, we have read a lot of assembly codes but wrote little. The stack is used when passing arguments, saving registers and calling

functions. As written in the given Y86 code examples, the convention is that, on entering a function, we save the base pointer(`ebp`), and copy the stack pointer(`esp`) to the base pointer. It takes us a long time to figure out why the address of the first argument is `ebp+8`. And finally, by carefully observing the contents of the stack, we found when `esp` is copied to `ebp`, the stack is pushed twice: one is to save the return address and the other is to save `ebp`. Also, on the same problem, we spend a long time to debug our `rsum` function just because we pass an argument when calling the function by pushing the stack BUT forgot to pop the stack to restore the stack pointer after the function is returned.

### 3.2 Achievements

1. Firstly, it is great to see we have achieved an average CPE less than 10.0. This a result of our careful design of our logic and implementation. And all of us three members have contributed a lot in the process.
2. Secondly, we have successfully implemented `leave` instruction. `Leave` is more complicated than `iaddl`, especially in the pipeline architecture because it involves necessary load-read hazard, but we have implemented it.