# Project 1: Optimizing the Performance of a Pipelined Processor

516021910127, Yifeng Gao, xdek@msn.com 515021910302, Chacha Chen, chachachen1997@gmail.com 516021910495, Zhixin Ling, 1069066484@qq.com, group leader

April 29, 2018

# 1 Introduction

Throughout this lab, we learned about the design and implementation of a pipelined Y86 processor, optimizing both it and a benchmark program to maximize performance. After this lab, not only did we all have a keen appreciation for the interactions between code and hardware that affect the performance of your programs, but also became more familier with linux operations and computer architecture etc.

In part A, we implemented 3 basic functions using assembly language and in part B, we implemented new instructions iaddl and leave in the sequence processor and apply iaddl to our Y86 assembly programs. In part C, we implemented new instructions iaddl and leave in the pipeline processor and optimized a program with some optimization techniques and iaddl instruction.

**Arrangement:** Zhixin Ling, as the group leader, finished Part C and the corresponding report section. Chacha Chen and Yifeng Gao work cooperatively on Part A and Part B as well as the corresponding report section and the integration of the report and final hand-in directories.

# 2 Experiments

The experiment includes 3 parts.

#### 2.1 Part A

#### 2.1.1 Analysis

• **sum.ys** is a program that iteratively sums the elements of a linked list.

The basic idea is that we use a conditional jump in a loop which iteratively check whether the next element is equal to zero and if not add up the value to the sum.

- In init part, the stack structure is set up, then the program jumps to Main function, and finally halts.
- In Main, we first store the first element to the stack before a call to function sum list.
- In sum\_list function, we first do the conventions which saves a copy of initial %ebp and set %ebp to the beginning of the stack frame.
   Then we initialize the sum=0, and the go to a loop which iteratively add up elements' value into our sum.
- In loop: firstly, the element pointed to is added and then, we increment the pointer address which make it points to the next element.
   If the next element is equal to zero, jump to done, otherwise loop agian.
- In done: we resume the %esp and %ebp to the initial value set in init part. Then we can safely let Main function return.
- rsum.ys is a program that recursively sums the elements of a linked list.

  This most of the code is similar to the code in sum.ys, except that it should use a function rsum list that recursively sums a list of numbers.
  - In rsum\_list, the key idea is that we use %eax to store the iterative temporary sum meanwhile store the value of the current element in %edx. Also, a very important point is that we should store the address of the next element(if it is not zero) always in 8(%ebp), such that in every recursive step, we always update the desired element, which in this case we update element[i+1] with the sum of all elements from i+1 to the end.
- copy.ys copies a block of words from one part of memory to another (non-overlapping area) area of memory, computing the checksum (Xor) of all the words copied.
  - The initialization step is similar to the above implementations.
  - In Main: firstly, the store the src, dest and len into main function stack frame for future use. After these preliminaries, copy block function is called. After returning from copy block, we need to resume the esp and ebp to the initial value set in init part and this is done by "done" function part as similar to above implementations. Finally Main function is returned.
  - copy\_block: In copy block, firstly we do the conventions like saving a copy of caller's ebp and set ebp to the beginning of copy block 's stack frame. Then we use 3 registers %ebx %ecx, %esi to store temporary needed values for iteration. Also, %eax, the stored length, is subtracted by 1 and a conditional jump instruction was added to terminated the loop when the length is equal to zero. In each

iteration, we copy the value stored in the current source block to the current destination block. The addresses of both is calculated by a increment factor %esi added to the current address(%edx for src and %ebc for dest).

Finally, we resume the esp and ebp and return.

#### 2.1.2 Code

#### • sum.ys

```
#Execution begins at address 0
                            #start address for all Y86 programs
       . pos
  Init:
       irmovl Stack, %esp
                                 #Initialize stack pointer
       irmovl Stack, %ebp
                                 #Initialize base pointer
       jmp Main
       halt
   .align
                             #Elements initialization
  ele1:
            .long 0x00a
12
            .long ele2
  ele2:
13
14
           .long 0x0b0
           .long ele3
15
16
  ele3:
            .long 0xc00
17
           .long 0
18
  Main:
20
           irmovl
                                 #starting pointer
21
                    ele1,%esi
           pushl
                    %esi
22
           call sum_list
23
           halt
24
25
  sum_list:
26
           pushl
                    %ebp
27
28
           rrmovl %esp, %ebp #read the stack pointer
29
           mrmovl
                    8(%ebp),%ebx
                                   #ebx = start pointer ele1
                                #sum=0
           irmovl $0,%eax
30
               mrmovl (%ebx),%edx #The element
31
  loop:
           addl
                    %edx,%eax
                    4(%ebx), %esi #4(%ebx) is address of next node
33
           mrmovl
                    %esi, %esi #if %esi=zero, jump to done
done #If the pointer points to zero, return
34
           andl
35
           jе
                   %esi,%ebx
36
           rrmovl
                    loop
%esi
37
           jmp
  done:
                popl
                                     #restore the registers
38
                    %edx
           popl
39
                    %ebx
40
           popl
                    %ebp, %esp
41
           rrmovl
                    %ebp
           popl
42
           ret
  #stack starts here and grows to lower addresses
44
45
46 Stack:
```

47 48

#### • rsum.ys

```
#Execution begins at address 0
                0
       .\,\mathrm{pos}
   Init:
                Stack, %esp
Stack, %ebp
       irmovl
                                  #Initialize stack pointer
       irmovl
       jmp
                Main
       halt
   .align
   ele1:
10
            .long 0x00a
            .long ele2
12
   ele2:
13
            .long 0x0b0
14
            .long ele3
15
   ele3:
            .long 0xc00
17
            .long 0
18
19
20
   Main:
                    ele1,%esi
            irmovl
                                  #p_ele1
22
23
            pushl
                     %esi
                    \%eax, \%eax #set eax=0
            xorl
24
            call rsum_list
25
26
            halt
27
28
   rsum_list:
           pushl
                    %ebp
29
                    %esp, %ebp #read the stack pointer
           rrmovl
30
31
            pushl
                    %ebx
                                  #save ebx
            pushl
                    %ecx
                                  #save ecx
32
33
            pushl
                     %edx
                                  #save edx
                     %esi
                                  #save esi
            pushl
34
                     8(%ebp),%edx
35
           mrmovl
                                      #edx=p_ele[i]
                     0(%edx),%eax
                                       #eax=ele[i]
36
           mrmovl
37
           mrmovl
                     4(%edx),%ebx
                                       #ebx=p_ele[i+1]
                     %ebx, %ebx #\mathbf{i}\mathbf{f} p_ele[\mathbf{i}+1] == 0
38
           andl
                     done
                                  #return ele[i]
39
           jе
40
           pushl
                    %ebx
                                  \#else: 8(\%ebp)=p_ele[i+1]
                    %eax, %ecx #ecx = ele[i]
41
            rrmovl
42
            call
                     rsum_list
                     %edx
                                  #restore the stack pointer
43
            popl
                     %ecx,%eax
                                  #eax += rsum(p_ele[i+1])
            addl
44
   done:
                             #return
46
            popl
                    %esi
                                       #restore the registers
47
                    % dx
            popl
48
            popl
                    \%ecx
            popl
                    %ebx
49
50
            rrmovl
                    %ebp, %esp
                    %ebp
            popl
51
            ret
```

```
53
54
. pos 0x120
55
Stack:
```


#### · copy.ys

```
#Execution begins at address 0
       . pos
                0
   Init:
       irmovl \quad Stack \,, \,\, \%esp
                                       #Initialize stack pointer
       irmovl Stack, %ebp
       jmp Main
       halt
   .align 4
   src:
10
        .long
                0x00a
12
       .long
                0x0b0
                0xc00
13
       .long
   dest:
14
       .long
                0x111
                0x222
       .long
16
       .long
                0x333
17
18
19
20 Main:
                     src,%esi
            irmovl
                                       #src
21
22
            pushl
                     %esi
                    dest,%esi
            irmovl
                                       #dest
23
                     %esi
24
            pushl
            irmovl $3,% esi
25
                                       #len
            pushl
                    %esi
26
27
            call copy_block
            halt
28
29
   copy_block:
            pushl
                     %ebp
31
                    %esp, %ebp
32
            rrmovl
                                       #read the stack pointer
                     %ebx
                                       #save ebx
            pushl
33
34
            pushl
                     %ecx
                                       #save ecx
                     %edx
            pushl
                                       #save edx
35
36
            pushl
                     %esi
                                       #save esi
                     8(%ebp),%eax
37
            \operatorname{mrmovl}
                                          \#eax=len, len -1, \dots, 0
                     $0,%ebx
                                       #tmp=0
            irmovl
38
39
            irmovl
                     $0,\%ecx
                                       \#ecx=0
            irmovl
                     $0,% esi
                                       \#esi = 0, 4, 8...
40
   loop:
41
                     16(%ebp),%edx
42
            mrmovl
                                           \#edx = p\_src
            addl
                     %esi,%edx
                                       \#edx = p\_src\_cur
43
            mrmovl 0(\%edx),\%edx
                                           \#edx = src\_cur
                                       #result ^= src_cur
                     %edx,%ecx
45
            xorl
46
                     12(%ebp),%ebx
47
            mrmovl
                                           \#ebx = p\_dest
            addl
                     %esi,%ebx
                                       \#ebx = p\_dest\_cur
48
49
            rmmovl
                    \%edx,0(\%ebx)
                                            #*p_dest_cur = src_cur
50
            irmovl $1,%ebx
                                       \#eax-=1
```

```
subl
                        %ebx,%eax
                                            \#subl %ebx,%eax \rightarrow eax = eax -
52
        _{\rm ebx}
             jе
                        done
53
54
              irmovl
                        $4,\%ebx
                                            \#tmp = 4
             addl
                        \%ebx,\%esi
                                            #esi+=tmp
55
                  loop
rrmovl %ecx,%eax
56
             _{
m jmp}
   done:
57
                        %esi
                                            #restore the registers
58
              popl
                        \% edx
59
             popl
                        %ecx
60
              popl
61
              popl
                        \%ebx
                       \% \mathrm{ebp}\,,~\% \mathrm{esp}
              rrmovl
62
63
              popl
                        %ebp
64
              ret
65
                        0x120
66
              . pos
   Stack:
67
```

# 2.1.3 Evaluation


# • sum.ys



```
chacha@chacha-System-Product-Name:~/Downloads/project1-handout/pr
sim/misc$ ./yis sum.yo
Stopped in 42 steps at PC = 0x39. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
        0x00000000
                          0x00000cba
%eax:
%esp:
        0x00000000
                          0x000003fc
        0x00000000
                          0x00000400
%ebp:
%esi:
        0x00000000
                          0x00000014
Changes to memory:
0x03e8: 0x00000000
                          0x00000014
0x03f4: 0x00000000
                          0x00000400
0x03f8: 0x00000000
                          0x00000039
0x03fc: 0x00000000
                          0x00000014
```

As is shown above, our implementation can be seen as successful.

#### • rsum.ys



```
        Chacha@chacha-System-Product-Name: //Downloads/project1-handout/project1-handout/sin/misc$ ./yas rsum.ys

        chacha@chacha-System-Product-Name: //Downloads/project1-handout/project1-handout/sin/misc$ ./yis rsum.yo

        Stopped in 71 steps at PC = 0x39. Status 'HLT', CC Z=0 S=0 0=0

        Changes to registers:
        xeax: 0x00000000
        0x00000000

        &ebp: 0x00000000
        0x00000000
        0x00000000

        &ebp: 0x00000000
        0x000000000
        0x000000000

        &esi: 0x00000000
        0x000000000
        0x000000000

        0x00cc: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00ec: 0x00000000
        0x000000000
        0x000000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x0014: 0x00000000
        0x00000000
        0x000
```

As is shown above, our implementation can be seen as successful.

#### • copy.ys

As is shown above, our implementation can be seen as successful.

Target register is returned with correct value and also, from the GUI interface, we could see the performance of CPU as well as the decoded machine language denoted by hexadecimal numbers.

# 2.2 Part B

An operation *iaddl* added to the control file seq-full.hcl to extend the SEQ processor is required in this part. (Also, leave instruction is also implemented although it is not used in our y86 programs so we are not going to details about leave.)

# 2.2.1 Analysis

To add iaddl to the SEQ processor, the steps is as follows:

- 1.  $M_1[PC]$  is used to get the icode and if un which combine a byte.
- 2. As indicated in the binary code of iaddl, the lower 4 bits of M1[pC+1] are used, so register rB is the register to add with the constant value, while

the higher 4 bits of M1[pC+1] is F, indicating rA is not valid. Then, we get the rest lower 4 bytes of the instruction to get the instant value.

- 3. Decode the instruction by which we could get the value in the register and store it in the valB.
- 4. Execute the add operation.
- 5. Write the result back to the register and Finally update the PC to prepare for the next instruction. The updated PC should be PC+6 since the length of iaddl instruction is designed to be 6 bytes.

#### 2.2.2 Code

```
\#/* $begin seq-all-hcl */
 #Descriptions:
 #1.iaddl(6bytes) c0 FrB vv vv vv
                                    2. leave (1 byte) d0
5 # result:rB += ConstV
                                      result:\%esp=\%ebp+4;
 #F: icode:ifun<- M1[PC]
                                            %ebp=M%ebp]
                                                            ###
     rA:rB<-M1[PC+1]
                                    F: icode:ifun<-M1[PC]
     valC < -M4[PC+2]
                                       valP \leftarrow PC+1
                                                            ##
     valP<-PC+6
                                    D: valA < -R[\%esp]
 #D: valB<-R[rB]
                                    E: valE<-valA+4
 #E: valE<-valB+valC
                                    M: valM<-M\(\%ebp\)
                                                            #
11
                                    WB:R[%esp]<-valE
 ₩VI:
                                                            #
                                       R[%ebp]<-valM
_{13} #WB:R[rB]<-valE
14
#iaddl Details:
 # iaddl is similar to both addl and irmovl. Actually we can replace#
# this instruction with a combination of irmovl and addl. So we can#
# refer to IIRMOVL and IOPL to implement IIADDL. Here are the
# the related modifications below.
20 # 1.instr_vali
 # 2.need_regids
 # 3.need_valC
23 # 4.srcB - rB
24 # 5.dstE - rB
25 # 6.aluA - valC
 # 7.aluB - valB
27 # 8.set_cc
#leave Details:
# leave is a little more complicated. But by careful analysis, we
# can have it implemented with some modifications below.
 # 1.instr_vali
32 # 2.need_regids
33 # 3.srcA - REBP
34 # 4.dstE - RESP
35 # 5.dstM - REBP
 # 6.aluA - valA
37 # 7.aluB - 4
38 # 8.mem_read
# 9.mem_addr - valA
40
```

```
42
43
 44
      C Include's. Don't alter these
45
46
  quote '#include <stdio.h>'
48
  quote '#include "isa.h" '
  quote '#include "sim.h";
  quote 'int sim_main(int argc, char *argv[]);'
51
  quote 'int gen_pc(){return 0;}'
quote 'int main(int argc, char *argv[])'
quote ' {plusmode=0;return sim_main(argc,argv);}'
56
57
      Declarations. Do not change/remove/delete any of these
58
intsig INOP
               'I NOP'
61
62 intsig IHALT
              'I HALT'
63 intsig IRRMOVL 'I_RRMOVL'
64 intsig IRMOVL 'I_IRMOVL'
  intsig IRMMOVL 'I_RMMOVL' intsig IMRMOVL 'I_MRMOVL'
67 intsig IOPL 'I_ALU'
68 intsig IJXX 'I_JMP'
69 intsig ICALL
              'I_CALL'
70 intsig IRET 'I_RET'
  intsig IPUSHL 'I_PUSHL'
              'I_POPL'
72 intsig IPOPL
73 # Instruction code for iaddl instruction
74 intsig IIADDL 'I_IADDL'
# Instruction code for iaddl instruction
 intsig ILEAVE
              'I_LEAVE'
77
 ###### Symbolic representaions of Y86 function codes
    #####
  intsig FNONE
               'F NONE'
                           # Default function code
79
 ###### Symbolic representation of Y86 Registers referenced explicitly
81
     ######
                           # Stack Pointer
  intsig RESP
               'REG ESP'
               'REG_EBP'
  intsig REBP
                           # Frame Pointer
83
               'REG_NONE'
                           # Special value indicating "no register
  intsig RNONE
86 ##### ALU Functions referenced explicitly
     ######
  intsig ALUADD
             'A_ADD'
                       # ALU should add its arguments
89 ##### Possible instruction status values
    ######
  intsig SAOK 'STAT_AOK'
                        # Normal execution
91 intsig SADR 'STAT_ADR' # Invalid memory address
92 intsig SINS 'STAT_INS' # Invalid instruction
```

```
93 intsig SHLT 'STAT_HLT' # Halt instruction encountered
 94
 95 ##### Signals that can be referenced by control logic
             96
     ##### Fetch stage inputs
                                                                    ######
 97
      intsig pc 'pc'
                                                            # Program counter
 98
 99 ##### Fetch stage computations
                                                                      #####
                                                                           # icode field from instruction
intsig imem_icode 'imem_icode'
              memory
      intsig imem_ifun 'imem_ifun'
                                                                           # ifun field from instruction
              memory
      intsig icode
                                        'icode'
                                                                   # Instruction control code
                                  'ifun'
                                                            # Instruction function
      intsig ifun
                                  'ra'
                                                            # rA field from instruction
      intsig rA
104
                                  'rb'
      intsig rB
                                                           # rB field from instruction
                                                            # Constant from instruction
      intsig valC
                                 'valc'
106
                               'valp'
                                                           # Address of following instruction
      intsig valP
107
boolsig imem_error 'imem_error'
                                                                      # Error signal from instruction
              memory
      boolsig instr_valid 'instr_valid' # Is fetched instruction valid?
##### Decode stage computations
                                                                          ######
intsig valA 'vala'
                                                           # Value from register A port
intsig valB 'valb'
                                                           # Value from register B port
##### Execute stage computations
                                                                           ######
                                             # Value computed by ALU
intsig valE 'vale'
boolsig Cnd 'cond'
                                                            # Branch test
118
##### Memory stage computations
                                                                           #####
intsig valM 'valm'
                                            # Value read from memory
boolsig dmem_error 'dmem_error'
                                                                           # Error signal from data memory
123
     124
                Control Signal Definitions.
     127
128 ##################### Fetch Stage
                                                                     129
      # Determine instruction code
130
      int icode = [
              imem_error: INOP;
              1: imem_icode;
                                                    # Default: get from instruction memory
133
     # Determine instruction function
136
      "int ifun = [
              imem_error: FNONE;
138
                                                    # Default: get from instruction memory
              1: imem_ifun;
139
      ];
140
141
      \label{eq:bool_instr_valid} \mbox{bool} \mbox{ is instr_valid = icode in } \mbox{ \{ INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL, ILEAVE, } \mbox{ } \mbox{ \label{eq:likelihood} \mbox{ }} \mbox{ } \mbox{ } \mbox{ }} \mbox{ } \mbox{ } \mbox{ }} \mbox{ } \mbox{ } \mbox{ }} \mbox{ } \mbox{ }} \mbox{ } \mbox{ }} \mbox{ } \mbox{ } \mbox{ }} \mbox{ } \mbox{ }} \mbox{ } \mbox{ }} \mbox{ } \mbox{ } \mbox{ }} \mbox{ } \mbox{ }} \mbox{ }
142
143
                           IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
144
145
```

```
146 # Does fetched instruction require a regid byte?
   bool need_regids =
147
       icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,
148
                IIRMOVL, IRMMOVL, IMRMOVL };
149
   # Does fetched instruction require a constant word?
151
   bool need_valC =
       icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
155 ######### Decode Stage
                                     156
   ## What register should be used as the A source?
157
158 int srcA = [
       icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
159
       \begin{array}{lll} icode & in & \{ \ IPOPL, \ IRET \ \} \ : \ RESP; \\ icode & in & \{ \ ILEAVE \ \} \ : \ REBP; \end{array}
161
       1 : RNONE; # Don't need register
163
164
## What register should be used as the B source?
   int srcB = [
166
       icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : rB;
167
       icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
168
169
       1 : RNONE; # Don't need register
170 ;
172 ## What register should be used as the E destination?
173 int dstE = [
       icode in { IRRMOVL } && Cnd : rB;
174
       icode in { IIRMOVL, IOPL, IIADDL} : rB;
       icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
176
       1 : RNONE; # Don't write any register
177
178 ];
179
## What register should be used as the M destination?
## Acquire data from memory, and send it to a register
## iaddl doesn't require memory's data
183 int dstM = [
       icode in { \mbox{IMRMOVL},\mbox{ IPOPL} } : \mbox{rA}\,;
184
       icode in { ILEAVE } : REBP;
1 : RNONE; # Don't write any register
185
186
187
190
191 ## Select input A to ALU
192 int aluA = [
       icode in { IRRMOVL, IOPL } : valA;
193
       icode in {
                  IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : valC;
194
       icode in { ICALL, IPUSHL } : -4;
195
       icode in { IRET, IPOPL, ILEAVE } : 4;
196
       # Other instructions don't need ALU
197
198 ];
200
  ## Select input B to ALU
201 int aluB = [
       icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
```

```
IPUSHL, IRET, IPOPL, IIADDL } : valB;
203
204
       icode in { IRRMOVL, IIRMOVL } : 0;
       icode in { ILEAVE } : valA;
205
      # Other instructions don't need ALU
206
207
208
  ## Set the ALU function
209
int alufun = [
       icode = IOPL : ifun;
211
       1 : ALUADD;
212
213
   ];
214
  ## Should the condition codes be updated?
215
bool set_cc = icode in { IOPL, IIADDL };
217
218 ########## Memory Stage
                                  219
220 ## Set read control signal
bool mem_read = icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
222
   ## Set write control signal
223
  bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL };
224
225
226 ## Select memory address
  int mem_addr =
227
       icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : valE;
228
       icode in { IPOPL, IRET, ILEAVE } : valA;
      # Other instructions don't need address
230
231
232
233
  ## Select memory input data
  int mem data = [
234
      # Value from register
235
      icode in { IRMMOVL, IPUSHL } : valA;
236
      # Return PC
237
238
       icode == ICALL : valP;
      # Default: Don't write anything
239
240
241
  ## Determine instruction status
242
243
   int Stat = [
       imem_error || dmem_error : SADR;
244
       !instr_valid: SINS;
245
       icode = IHALT : SHLT;
246
       1 : SAOK;
247
248
249
251
  ## What address should instruction be fetched at
252
253
   int new_pc = [
254
255
      # Call. Use instruction constant
       icode == ICALL : valC;
256
257
      # Taken branch. Use instruction constant
       icode == IJXX && Cnd : valC;
258
      # Completion of RET instruction. Use value from stack
```

```
icode = IRET : valM;
260
261
       # Default: Use incremented PC
       1 : valP:
262
263
\#/* $end seq-all-hcl */
```

#### 2.2.3 Evaluation

• Test for asumi & asuml



 $\bullet\,$  Retest using the benchmark programs

• Perform regression tests

```
Ingzz@ubuntu:-/Desktop/ComputerArchiteture/prjl_2/project1-handout/sim/seq

Discontinuous programme | Ingzz@ubuntu:-/Desktop/ComputerArchiteture/prjl_2/project1-handout/sim/seq

Discontinuous programme | Ingzz@ubuntu:-/Desktop/ComputerArchiteture/prjl_2/project1-handout/sim/seq/ssim | Ingz@ubuntu:-/Desktop/ComputerArchiteture/prjl_2/project1-handout/sim/seq/ssim | Ingz@ubuntu:-/Desktop/ComputerArchiteture/prjl_2/project1-handout/sim/seq/ssim | Ingz@ubuntu:-/Desktop/ComputerArchitetur
```

# 2.3 Part C

# 2.3.1 Analysis

In this part, we are required to optimize the performance of a function ncopy, which copies the data from source address to destine address and return the number of positive integers contained in the source. And to achieve this goal,

optimization of both algorithm and hardware is allowed. So, this part is a test of our overall capability of pipeline architecture.

The performance of the function is evaluated with CPE, so what we need to do is to reduce average CPE as more as possible. The difficulties lie in several aspects below, and we have also figured out the answer.

- 1. What makes the function perform poorly? A: Great number of branch instructions, high cost of computation involving immediate integers and stall penalty from load-read instructions. We are not talking about misprediction penalty of conditional branches but just the proportion of branch instructions that would cost a lot of cycles.
- 2. How can we reduce branch instructions, computation cost and stall penalty? A: Reduce instructions of conditional branches to improve our algorithm, add new instruction(s) to increase support for immediate computation and adjust sequence of some instructions.
- 3. What should we do in software layer? A: Modify ncopy.ys, and apply technique of loop unrolling to reduce number of branch instructions, use instruction(s) that supports immediate computation better when necessary and adjust sequence of some instructions that would cause a data hazard.
- 4. What should we do in hardware layer? A: Modify pipe-full.hcl, and implement logic that supports immediate computation, that is iaddl. (Apart from iaddl, ileave is also implemented here according to the requirement but it is found to be of no use in this part.) Now we will elaborate what we do here.

Firstly, loop unrolling. Technique of loop unrolling reduces the number of branch instructions and thus reduce the number of instructions to execute. We have a loop that performs ncopy of 16 elements. In the primitive version of ncopy every time a number is copied there would be a check whether the loop should be over. Thus, we reduce the number of instructions by 15 every 16 elements, which also means that the CPE could be decreased by about 15/16 with technique of loop unrolling. Also, we need to tie up some loose ends. To achieve better performance, after the 16-element loop, we do the ncopy work with 8, 4, 2 and 1 element(s) successively if there are that many elements left.

Secondly, use iaddl for immediate computation. Decreasing of len and increasing of count, p\_src and p\_dst are involved with immediate operands. We could have CPE decreased by 2 with this step.

Thirdly, avoid load-read stall penalty. It is easy to find a "mrmovl x1, x2" instruction followed by a "rmmovl x2, x3" instruction, which intends to copy \*p\_x1 to \*p\_x3. But since mrmovl is a load instruction and rmmovl needs to read the same register. So, codes like this would cause a penalty of one cycle. In other words, by inserting some other instructions into the two instructions can decrease the CPE approximately by 1.

Fourthly, implementation of iaddl and ileave. Detailed descriptions of iaddl and leave can be seen in the beginning part of seq-full.hcl and pipe-full.hcl. (Although we are talking about implementation of pipeline processor, but the operations of the two instructions are similar to that of a sequence processor) . iaddl, which adds an immediate operand to a register, can be accomplished by combination of irmovl and addl. leave, which decrease stack pointer and load data to base pointer register memory addressed by itself, can be accomplished y combination of mrmovl and popl. Inspired by instructions similar to them, we could modify the hcl file properly. Here are some further details. Iaddl: instr\_vali, need\_regids, need\_valC, d\_srcB = D\_rB, d\_dstE = D\_rB, aluA = valC, aluB = valB, set\_cc. leave: instr\_vali, need\_regids, d\_srcA = REBP, d\_dstE = RESP, d\_dstM = REBP, aluA = E\_valA, aluB = 4, mem\_addr = M\_valA, mem\_read, F\_stall, D\_stall, D\_bubble, E\_bubble. Using iaddl instruction can also reduce CPE by about 2.

#### 2.3.2 Code

#### · ncopy.ys

```
\#/* $begin ncopy-ys */
 # 948bytes < 1000bytes
 # Average CPE = 9.89
  # The trick used in the ncopy function is loop unrolling.
 # 1. First we iteratively 'ncopy' 16 elements until there are fewer
 # than 16 elements left.
# 2. Then check if left elements are more than 8, and if so,
  # we 'ncopy' 8 elements.
  # 3. Repeat procedure 2 by checking and 'ncopy' 4, 2, 1 element(s).
10 # The modifications above reduces number of condition branch
# instructions, and thus improve the performance of CPU.
# Also, some sequences of instructions are modified.
  # Src-plus and count-plus instructions are inserted between
# some mrmovl and rmmovl instructions to avoid a stalling
# due to data hazard.
16
 # ncopy.ys - Copy a src block of len ints to dst.
  # Return the number of positive ints (>0) contained in src.
 # Include your name and ID here.
  # Describe how and why you modified the baseline code.
22
24
# Do not modify this portion
# Function prologue.
  ncopy: pushl %ebp
                        # Save old frame pointer
     rrmovl %esp,%ebp
                       # Set up new frame pointer
     pushl %esi
                    # Save callee-save regs
29
     pushl %ebx
     pushl %edi
     mrmovl 8(%ebp),%ebx # src
32
     mrmovl 16(%ebp),%edx
```

```
34
       mrmovl 12(\%ebp),\%ecx # dst
35
# You can modify this portion
38 xorl %eax, %eax # count = 0;
39
41 ############### fewer than 16 elements left.
                                                           Loop5: iaddl -16%edx # len-=16 > 0 ?
      jl Loop4 # if so, goto Loop:
43
44
       mrmovl (%ebx), %esi # read val from src...
45
       \begin{array}{lll} \text{andl \%esi} \;,\; \% \text{esi} & \# \; \text{val} <= 0? \\ \text{jle Npos51} & \# \; \textbf{if} \; \text{so} \;, \; \text{goto Npos} \colon \end{array}
46
47
  iaddl $1, %eax # count++
Npos51: rmmovl %esi, (%ecx) # ...and store it to dst
48
49
50
       mrmovl 4(%ebx), %esi # read val from src...
51
       andl %esi , %esi # val <= 0?
52
       jle Npos52  # if so, goto Npos:
iaddl $1, %eax  # count++
53
54
  Npos52: rmmovl %esi, 4(%ecx) # ...and store it to dst
55
56
57
       mrmovl 8(%ebx), %esi # read val from src...
       andl %esi, %esi # val <= 0?
58
       jle Npos53  # if so, goto Npos: iaddl $1, %eax  # count++
59
60
  Npos53: rmmovl %esi , 8(\%ecx) # ...and store it to dst
61
62
       mrmovl 12(\%ebx), \%esi # read val from src...
63
64
       andl %esi , %esi # val \leq 0?
       jle Npos54 # if so, goto Npos:
65
  iaddl $1, %eax # count++
Npos54: rmmovl %esi, 12(%ecx) # ...and store it to dst
67
68
       mrmovl 16(%ebx), %esi # read val from src...
69
  andl %esi, %esi  # val <= 0?

jle Npos55  # if so, goto Npos:
iaddl $1, %eax  # count++

Npos55: rmmovl %esi, 16(%ecx) # ...and store it to dst
70
71
72
73
74
       75
       andl %esi, %esi # val <= 0?
76
80
       mrmovl 24(%ebx), %esi # read val from src...
81
       andl %esi, %esi  # val <= 0?

jle Npos57  # if so, goto Npos:
iaddl $1, %eax  # count++
82
83
84
  Npos57: rmmovl %esi, 24(%ecx) # ...and store it to dst
85
86
       mrmovl 28(\%ebx), \%esi # read val from src...
87
       andl %esi, %esi  # val <= 0?
jle Npos58  # if so, goto Npos:
88
89
       iaddl $1, %eax # count++
```

```
91 Npos58: rmmovl %esi, 28(%ecx) # ...and store it to dst
92
       mrmovl 32(\%ebx), \%esi # read val from src...
93
       andl %esi, %esi # val <= 0?
94
       jle Npos59 # if so, goto Npos:
95
   iaddl $1, %eax # count++
Npos59: rmmovl %esi, 32(%ecx) # ...and store it to dst
96
97
98
       mrmovl 36(\%ebx), \%esi # read val from src...
99
       100
       jle Npos510 # if so, goto Npos:
101
       iaddl $1, %eax # count++
102
   Npos510:rmmovl %esi, 36(%ecx) # ...and store it to dst
103
104
       mrmovl 40(\%ebx), \%esi # read val from src...
       andl %esi , %esi \# val <= 0?
106
       jle Npos511  # if so, goto Npos:
iaddl $1, %eax  # count++
107
108
   Npos511:rmmovl %esi , 40(\%ecx) # ...and store it to dst
       mrmovl 44(%ebx), %esi # read val from src...
111
       andl %esi , %esi \# val <= 0?
       jle Npos512 # if so, goto Npos:
       iaddl $1, %eax # count++
114
   Npos512:rmmovl %esi , 44(\%ecx) # ...and store it to dst
115
116
       mrmovl 48(\%ebx), \%esi # read val from src...
117
       andl %esi , %esi # val <= 0?
118
       jle Npos513 # if so, goto Npos:
119
       iaddl $1, %eax # count++
120
   Npos513:rmmovl %esi, 48(\%ecx) # ...and store it to dst
122
       mrmovl 52(%ebx), %esi  # read val from src ... andl %esi, %esi  # val <= 0?
123
124
       jle Npos514 # if so, goto Npos:
125
       iaddl $1, %eax # count++
126
Npos514:rmmovl %esi , 52(\%ecx) # ...and store it to dst
128
       mrmovl 56(%ebx), %esi # read val from src...
129
130
       andl %esi, %esi # val <= 0?
       jle Npos515  # if so, goto Npos: iaddl $1, %eax  # count++
131
132
   Npos515:rmmovl %esi, 56(%ecx) # ...and store it to dst
133
134
       mrmovl 60(%ebx), %esi # read val from src...
135
       iaddl $64,%ebx # src+=16
136
       rmmovl %esi, 60(%ecx) # ...and store it to dst
137
       andl %esi, %esi # val <= 0?
138
       jle Npos516 # if so, goto Npos:
139
  140
141
142
143
144
145
146
147 ### Check if left elements are more than 8, and if so, ########
```

```
jl Loop3
                   # if so, goto Loop:
150
       mrmovl (%ebx), %esi # read val from src...
       andl %esi, %esi # val <= 0?
       jle Npos41 # if so, goto Npos: iaddl $1, %eax # count++
154
155
   Npos41: rmmovl %esi, (%ecx) # ...and store it to dst
157
       mrmovl 4(%ebx), %esi # read val from src...
158
       andl %esi , %esi # val <= 0?
159
       jle Npos42 # if so, goto Npos:
160
       iaddl $1, %eax # count++
   Npos42: rmmovl %esi, 4(\%ecx) # ...and store it to dst
162
       164
       andl %esi, %esi # val <= 0?
165
   jle Npos43  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos43: rmmovl %esi, 8(%ecx)  # ...and store it to dst
166
167
168
170
       mrmovl 12(\%ebx), \%esi # read val from src...
       andl %esi , %esi \# val <= 0?
171
175
       mrmovl 16(\%ebx), \%esi # read val from src...
176
       andl %esi , %esi \# val <= 0?
177
       jle Npos45  # if so, goto Npos: iaddl $1, %eax  # count++
178
179
   Npos45: rmmovl %esi, 16(%ecx) # ...and store it to dst
180
181
       mrmovl 20(\%ebx), \%esi # read val from src...
182
183
       andl %esi, %esi # val <= 0?
   jle Npos46 # if so, goto Npos:
iaddl $1, %eax # count++
Npos46: rmmovl %esi, 20(%ecx) # ...and store it to dst
184
185
186
187
       mrmovl 24(\%ebx), \%esi # read val from src...
188
   andl %esi, %esi  # val <= 0?

jle Npos47  # if so, goto Npos:

iaddl $1, %eax  # count++

Npos47: rmmovl %esi, 24(%ecx) # ...and store it to dst
189
190
191
192
193
       mrmovl 28(\%ebx), \%esi # read val from src...
194
       iaddl $32,%ebx # src+=8
195
       rmmovl %esi , 28(\%ecx) # ...and store it to dst
196
197
       andl %esi, %esi # val <= 0?
       jle Npos48 # if so, goto Npos:
198
       iaddl \quad \$1\,, \ \% eax \qquad \ \# \ count+\!\!+
199
   Npos48: iaddl $32,%ecx # dst+=8
200
       iaddl $-8,%edx
201
202
   203
204
```

```
205 ### Check if left elements are more than 4, and if so, #######
  ### we 'ncopy' 4 elements. ############# Loop3: iaddl $4,%edx # len-=4 > 0 ?
207
       jl Loop2
                    # if so, goto Loop:
208
209
       mrmovl (%ebx), %esi # read val from src ...
210
211
       andl %esi, %esi # val <= 0?
       jle Npos31 # if so, goto Npos:
212
       iaddl $1, %eax # count++
213
Npos31: rmmovl %esi , (%ecx) # ...and store it to dst
215
       mrmovl 4(%ebx), %esi # read val from src...
216
       andl %esi , %esi # val <= 0?
217
       jle Npos32 # if so, goto Npos:
218
   iaddl $1, %eax # count++
Npos32: rmmovl %esi, 4(%ecx) # ...and store it to dst
219
220
221
       mrmovl 8(%ebx), %esi # read val from src...
222
       andl %esi , %esi # val <= 0?
223
       jle Npos<br/>33 \# if so, goto Npos:
224
       iaddl $1, %eax # count++
225
   Npos33: rmmovl %esi, 8(%ecx) # ...and store it to dst
226
227
228
       mrmovl 12(%ebx), %esi # read val from src...
       iaddl $16,%ebx # src++++++
229
       rmmovl %esi , 12(\%ecx) # ...and store it to dst
230
       andl %esi, %esi # val <= 0?
231
   232
233
234
       iaddl $-4,\%edx
235
  236
237
238
239 ### Check if left elements are more than 2, and if so, ########
  240
   Loop2: iaddl $2,\%edx $\# len+2 < 0 ? jl Loop1 $\# if so, goto Loop1:
241
       mrmovl (%ebx), %esi # read val from src...
243
244
       andl %esi, %esi # val <= 0?
      jle Npos21 # if so, goto Npos: iaddl $1, %eax # count++
245
246
   Npos21: rmmovl %esi, (%ecx) # ...and store it to dst
       mrmovl 4(%ebx), %esi # read val from src...
248
       iaddl $8,\%ebx # src+++
249
       rmmovl %esi , 4(\%ecx) # ...and store it to dst
250
       andl %esi, %esi # val <= 0?
251
   jle Npos22  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos22: iaddl $8, %ecx  # dst++++
252
253
254
       iaddl $-2,\%edx
255
256 ######### End of 2-element checking and 'ncopy #########
257
258
259 ### Check if left elements are more than 1, and if so, #######
Loop1: iaddl 1,\%edx # len+1 < 0?
```

```
jl Done
                   # if so, goto Done:
262
      mrmovl (%ebx), %esi # read val from src...
263
                       # src++
      iaddl $4,%ebx
264
      rmmovl %esi, (%ecx) # ...and store it to dst
265
                     # val <= 0?
      andl %esi, %esi
266
                # if so, goto Npos:
      jle Done
267
      iaddl $1, %eax # count++
  269
270
  # Do not modify the following section of code
271
  # Function epilogue.
272
273
  Done:
      popl %edi
                          # Restore callee-save registers
274
      popl %ebx
275
      popl %esi
276
      rrmovl %ebp, %esp
277
      popl %ebp
278
279
  # Keep the following label at the end of your function
281
  End:
  \#/* $end ncopy-ys */
283
284
```

# · pipe-full.hcl

```
#/* $begin pipe-all-hcl */
 HCL Description of Control for Pipelined Y86 Processor
 #
 #
     Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
 ## Your task is to implement the iaddl and leave instructions
8 ## The file contains a declaration of the icodes
 ## for iaddl (IIADDL) and leave (ILEAVE).
## Your job is to add the rest of the logic to make it work
12
13
14 #
                Leader's name and ID.
16 #Descriptions:
# Both instructions leave and iaddl are implemented here, which
# similar to those of 'seq'.
# For iaddl/IIADDL, the work is almost the same as that of 'seq'
 # version. The difference is that information, such as source
 # register or destine register is acquired from pipeline registers
# (It's very lucky to see all forwarding logic has already been
```

```
# implmeneted)
 # For leave/ILEAVE, the work is more complicated. Since this is a
 # load instruction, attention must be paid to avoidance of data
     #
 # hazards. By careful analysis, we decide that ILEAVE can be
26
 # grouped with IMRMOVL, IPOPL when coping with data hazards, which
# largely reduced complexity of the job.
29
#iaddl Details:
# 1.instr_valid
32 # 2.need_regids
33 # 3.need_valC
                                   #
 \# 4.d\_srcB - D\_rB
                                   #
34
 \# 5.d_{dstE} - D_{rB}
                                   #
                                  #
36 # 6.aluA - valC
37 # 7.aluB - valB
38 # 8.set_cc
 #leave Details:
                                   #
40 # 1.instr_vali
# 2.need_regids
                                   #####
42 # 3.d_srcA - REBP
43 # 4.d_dstE - RESP
 \# 5.d_dstM - REBP
45 # 6.aluA - E_valA
46 # 7.aluB - 4
                                   #
47 # 8.mem_addr - M_valA
48 # 9.mem_read
                                   #
                                   #
 # 10.F_stall
50 # 11.D stall
51 # 12.D_bubble
52 # 13.E_bubble
53
54
 C Include's. Don't alter these
 quote '#include <stdio.h>'
 quote '#include "isa.h" '
61
 quote '#include "pipeline.h"'
62
 quote '#include "stages.h"
 quote '#include "sim.h"'
 quote 'int sim_main(int argc, char *argv[]);'
 quote 'int main(int argc, char *argv[]) {return sim_main(argc, argv)
66
     ;},
68
69 #
     Declarations. Do not change/remove/delete any of these
 71
72 ##### Symbolic representation of Y86 Instruction Codes
```

```
intsig INOP
                  'I_NOP'
   intsig IHALT
                  'I HALT'
75 intsig IRRMOVL
                  'I_RRMOVL'
76 intsig IRMOVL
                  'I_IRMOVL'
77 intsig IRMMOVL
                  'I_RMMOVL'
   intsig IMRMOVL 'I_MRMOVL'
   intsig IOPL 'I_ALU'
   intsig IJXX 'I_JMP'
                  'I_CALL'
81
   intsig ICALL
   intsig IRET 'I_RET'
82
                  'I_PUSHL'
   intsig IPUSHL
84 intsig IPOPL
                  'I POPL'
85 # Instruction code for iaddl instruction
86 intsig IIADDL 'I_IADDL'
# Instruction code for leave instruction
                 'I_LEAVE'
88
   intsig ILEAVE
89
90 ##### Symbolic representaions of Y86 function codes
      #####
   intsig FNONE
                  'F NONE'
                                 # Default function code
91
92
  ##### Symbolic representation of Y86 Registers referenced
93
      ######
   intsig RESP
                  'REG_ESP'
                                      # Stack Pointer
94
                  'REG_EBP'
                                      # Frame Pointer
   intsig REBP
   intsig RNONE
                  'REG_NONE'
                                      # Special value indicating "
96
      no register"
97
  ##### ALU Functions referenced explicitly
98
      intsig ALUADD
                  'A_ADD'
                                  # ALU should add its arguments
99
100
101 ##### Possible instruction status values
      #####
   intsig SBUB 'STAT_BUB'
                        # Bubble in stage
   intsig SAOK 'STAT_AOK'
                         # Normal execution
103
   intsig SADR 'STAT_ADR'
                         # Invalid memory address
   intsig SINS 'STAT_INS'
                         # Invalid instruction
105
106
   intsig SHLT 'STAT_HLT' # Halt instruction encountered
107
  ##### Signals that can be referenced by control logic
108
      ##### Pipeline Register F
110
      111
   intsig F_predPC 'pc_curr->pc'
                                      # Predicted value of PC
112
  ##### Intermediate Values in Fetch Stage
114
      intsig imem_icode 'imem_icode'
                                     # icode field from
      instruction memory
                                      # ifun field from
   intsig imem_ifun 'imem_ifun'
      instruction memory
intsig f_icode 'if_id_next->icode' # (Possibly modified)
```

```
instruction code
   intsig f_ifun
                   'if_id_next->ifun '
                                       # Fetched instruction
       function
                   'if\_id\_next->valc'
                                       # Constant data of fetched
   intsig f_valC
120
       instruction
   intsig f valP
                   'if_id_next->valp'
                                       # Address of following
       instruction
   boolsig imem_error 'imem_error'
                                       # Error signal from
       instruction memory
   boolsig instr_valid 'instr_valid'
                                       # Is fetched instruction
       valid?
  ##### Pipeline Register D
       intsig D_icode 'if_id_curr->icode'
intsig D_rA 'if_id_curr->ra'
                                       # Instruction code
                                       # rA field from instruction
   intsig D_rB 'if_id_curr->rb'
                                       # rB field from instruction
128
   intsig D_valP 'if_id_curr->valp'
                                       # Incremented PC
129
130
  ##### Intermediate Values in Decode Stage
       intsig d_srcA
                    'id_ex_next->srca' # srcA from decoded
       instruction
   intsig d_srcB
                    'id_ex_next->srcb' # srcB from decoded
       instruction
   intsig d_rvalA 'd_regvala'
                                   \# valA read from register file
   intsig d_rvalB 'd_regvalb'
                                   # valB read from register file
136
137
  ##### Pipeline Register E
138
       intsig E_icode 'id_ex_curr->icode
                                       # Instruction code
                 'id_ex_curr->ifun '
   intsig E_ifun
                                       # Instruction function
   intsig E_valC
                  'id_ex_curr->valc'
                                       # Constant data
                  'id_ex_curr->srca'
   intsig E_srcA
                                       # Source A register ID
142
                  'id\_ex\_curr-\!\!>\!\!vala\,'
   intsig E_valA
                                       # Source A value
                  'id_ex_curr->srcb'
                                       # Source B register ID
   intsig E_srcB
144
                  "id\_ex\_curr-\!\!>\!\!valb""
   intsig E_valB
                                       # Source B value
   intsig \ E\_dstE \ 'id\_ex\_curr-\!\!>\! deste'
                                       # Destination E register ID
146
   intsig E_dstM 'id_ex_curr->destm'
                                       # Destination M register ID
147
148
  ##### Intermediate Values in Execute Stage
149
       intsig e_valE 'ex_mem_next->vale' # valE generated by ALU
150
   boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
151
   intsig e_dstE 'ex_mem_next->deste'
                                          # dstE (possibly modified
       to be RNONE)
154 #### Pipeline Register M
       intsig \ M\_stat \ 'ex\_mem\_curr\!\!-\!\!>\!\!status'
                                          # Instruction status
   intsig M_icode 'ex_mem_curr->icode' # Instruction code
156
   intsig \ M\_ifun \ 'ex\_mem\_curr-\!\!> ifun'
                                       # Instruction function
   intsig M_valA
                  'ex_mem_curr->vala'
                                          # Source A value
158
   intsig M_dstE 'ex_mem_curr->deste'
                                       # Destination E register ID
                  'ex_mem_curr->vale'
                                          # ALU E value
   intsig\ M\_valE
160
intsig M_dstM 'ex_mem_curr->destm'
                                       # Destination M register ID
```

```
boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
   boolsig dmem_error 'dmem_error'
                                      # Error signal from
      instruction memory
##### Intermediate Values in Memory Stage
      intsig \ m\_valM \ 'mem\_wb\_next->valm'
                                   # valM generated by memory
   intsig m_stat 'mem_wb_next->status' # stat (possibly modified to
      be SADR)
168
169 ##### Pipeline Register W
      intsig W_stat 'mem_wb_curr->status'
                                      # Instruction status
   intsig W_icode 'mem_wb_curr->icode' # Instruction code
  intsig W_dstE 'mem_wb_curr->deste' # Destination E register ID
   intsig W_valE 'mem_wb_curr->vale'
                                      # ALU E value
  intsig W_dstM 'mem_wb_curr->destm' # Destination M register ID
174
  intsig W_valM 'mem_wb_curr->valm' # Memory M value
175
176
  177
       Control Signal Definitions.
179
  ####################### Fetch Stage
181
      183 ## What address should instruction be fetched at
184
  int f_pc = [
      # Mispredicted branch. Fetch at incremented PC
185
      M_{icode} = IJXX & !M_{Cnd} : M_{valA};
186
      # Completion of RET instruction.
187
      W_{icode} = IRET : W_{valM};
188
      # Default: Use predicted value of PC
189
      1 : F_predPC;
190
191
   ];
193 ## Determine icode of fetched instruction
  int f_icode = [
194
195
      imem_error : INOP;
196
      1: imem_icode;
   ];
  # Determine ifun
199
   int f_ifun = [
200
      imem_error : FNONE;
201
      1: imem_ifun;
202
203
  ];
204
  # Is instruction valid?
  bool instr\_valid = f\_icode in
206
      { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL,
207
      ILEAVE.
        IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
208
# Determine status code for fetched instruction
211 int f_stat = [
```

```
imem_error: SADR;
212
       !instr_valid : SINS;
213
       f_icode == IHALT : SHLT;
214
       1 : SAOK;
215
216
217
   # Does fetched instruction require a regid byte?
bool need_regids =
       f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,
220
                IIRMOVL, IRMMOVL, IMRMOVL };
221
222
   # Does fetched instruction require a constant word?
223
   bool need valC =
224
       f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
226
   # Predict next value of PC
227
228
   int f_predPC =
       f_icode in { IJXX, ICALL } : f_valC;
229
230
       1 : f_valP;
231
232
   233
234
235
236 ## What register should be used as the A source?
   int d\_srcA = [
       D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
238
       D_icode in { IPOPL, IRET } : RESP;
239
       D_icode in { ILEAVE } : REBP;
240
       1 : RNONE; # Don't need register
241
242
243
  ## What register should be used as the B source?
244
245
   int d\_srcB = [
       D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB;
246
247
       D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
       1 : RNONE; # Don't need register
248
249
   ];
250
   ## What register should be used as the E destination?
251
252
   int d_{dstE} = [
       D_icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL} : D_rB;
253
       D_icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
254
       1 : RNONE; # Don't write any register
255
256
   1;
257
258 ## What register should be used as the M destination?
d_{dstM} = [
       D_icode in { IMRMOVL, IPOPL } : D_rA; D_icode in { ILEAVE } : REBP;
260
261
       1 : RNONE; # Don't write any register
262
   ];
263
## What should be the A value?
   ## Forward into decode stage for valA
   int d_valA = [
267
       D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
```

```
d_{srcA} = e_{dstE} : e_{valE};
                                     # Forward valE from execute
269
       d_srcA == M_dstM : m_valM;
                                     \# Forward valM from memory
270
       d_{srcA} = M_{dstE} : M_{valE};
                                     # Forward valE from memory
271
       d\_srcA == W\_dstM : W\_valM;
                                     # Forward valM from write back
272
       # Forward valE from write back
273
       1 : d_rvalA; # Use value read from register file
274
275
   ];
276
   int d_valB = [
277
       d_{srcB} = e_{dstE} : e_{valE};
278
                                     # Forward valE from execute
       d_srcB = M_dstM : m_valM;
279
                                     # Forward valM from memory
       # Forward valE from memory
280
                                     # Forward valM from write back
       d \operatorname{srcB} = W \operatorname{dstM} : W \operatorname{valM};
281
       # Forward valE from write back
       1 : d_rvalB; # Use value read from register file
283
284
285
  286
287
   ## Select input A to ALU
288
   int aluA = [
289
       E_icode in { IRRMOVL, IOPL, ILEAVE } : E_valA;
290
       E_icode in
                  { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC;
291
       E_{icode} in { ICALL, IPUSHL } : -4;
292
       E_icode in { IRET, IPOPL } : 4;
293
       # Other instructions don't need ALU
294
295
296
  ## Select input B to ALU
297
   int aluB = [
298
       E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
299
                IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
300
       E_icode in { IRRMOVL, IIRMOVL } : 0;
301
       E_icode in { ILEAVE } : 4;
302
       # Other instructions don't need ALU
303
304
   ];
305
  ## Set the ALU function
   int alufun = [
307
       E_{icode} = IOPL : E_{ifun};
308
       1 : ALUADD;
309
310
## Should the condition codes be updated?
   bool set_cc = (E_icode in {IOPL, IIADDL } ) &&
313
      # State changes only during normal operation
314
       !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS,
315
       SHLT };
316
   ## Generate valA in execute stage
317
   int e_valA = E_valA;  # Pass valA through stage
318
319
## Set dstE to RNONE in event of not-taken conditional move
   int e_{dstE} = [
321
       E_icode == IRRMOVL && !e_Cnd : RNONE;
322
       1 : E_dstE;
323
324 ];
```

```
325
  326
327
  ## Select memory address
328
   int mem\_addr =
329
      M icode in
                   IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
330
                  IPOPL, IRET } : M_valA;
331
      M_icode in
      M_icode in { ILEAVE } : M_valA;
332
      # Other instructions don't need address
333
334
   ];
335
336
  ## Set read control signal
   bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
337
339 ## Set write control signal
   bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
340
341
342 #/* $begin pipe-m_stat-hcl */
343 ## Update the status
   int m_stat = [
344
      dmem_error : SADR;
      1 : M_stat;
346
347
  #/* $end pipe-m_stat-hcl */
348
349
  ## Set E port register ID
350
  int w_dstE = W_dstE;
351
352
353 ## Set E port value
   int w_valE = W_valE;
354
356 ## Set M port register ID
  int w_dstM = W_dstM;
358
  ## Set M port value
359
   int w_valM = W_valM;
361
362 ## Update processor status
   int Stat = [
363
       W_{stat} = SBUB : SAOK;
364
      1 : W_stat;
365
366
  368
369
370 # Should I stall or inject a bubble into Pipeline Register F?
# At most one of these can be true.
bool F_bubble = 0;
   bool F_stall =
373
      # Conditions for a load/use hazard
374
      E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                 #Dst value
375
       generated after M stage
       E_dstM in { d_srcA, d_srcB } || #but D needs the registers
376
      # Stalling at fetch while ret passes through pipeline
377
      IRET in { D_icode, E_icode, M_icode };
378
379
380 # Should I stall or inject a bubble into Pipeline Register D?
```

```
381 # At most one of these can be true.
   bool D_stall =
       # Conditions for a load/use hazard
383
       E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                    #Dst value
384
       generated after M stage
        E_dstM in { d_srcA, d_srcB };
                                            #but E needs the registers
385
   bool D bubble =
38
       # Mispredicted branch
388
       (E_icode == IJXX && !e_Cnd) ||
389
       # Stalling at fetch while ret passes through pipeline
390
       # but not condition for a load/use hazard
391
       !(E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in { d_srcA,
392
        d_srcB }) &&
         IRET in { D_icode, E_icode, M_icode };
393
394
   # Should I stall or inject a bubble into Pipeline Register E?
395
# At most one of these can be true.
397 bool E_stall = 0;
   bool E_bubble =
398
       # Mispredicted branch
       (E_icode == IJXX && !e_Cnd) ||
400
       # Conditions for a load/use hazard
401
402
       E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
        E_dstM in { d_srcA, d_srcB};
403
# Should I stall or inject a bubble into Pipeline Register M?
406 # At most one of these can be true.
407 bool M_stall = 0;
408 # Start injecting bubbles as soon as exception passes through
       memory stage
   bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR
       , SINS, SHLT };
410
   # Should I stall or inject a bubble into Pipeline Register W?
411
bool W_stall = W_stat in { SADR, SINS, SHLT };
bool W bubble = 0;
414 #/* $end pipe-all-hcl */
415
```

#### 2.3.3 Evaluation

Now, we are going to evaluate the result of part C.

1. Firstly, as shown in the figure below, our modifications do not change the correctness of existing instructions.

```
File Edit View Search Terminal Help
60
         OK
61
         OK
62
         OK
63
         OK
64
         OK
128
         OK
192
         OK
         OK
256
68/68 pass correctness test
```

2. Secondly, as shown in the figure below, the ncopy file is 948bytes, less than the required 1000bytes.

```
lingzx@ubuntu:-$ (cd /home/lingzx/Desktop/ComputerArchiteture/prji_2/project1-handout/sim/pipe; ./check-len.pl < ncopy
ncopy length = 948 bytes
litngzx@ubuntu:-$ [</pre>
```

3. Thirdly, as shown in the figure below, our implementation of iaddl and leave has survived all ISA checks.

```
lingzx@ubuntu:~

File Edit View Search Terminal Help
lingzx@ubuntu:~$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/ptest;
M=/home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -1
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -1
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 59 ISA Checks Succeed
./jtest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
./ctest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
./ctest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
./htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 28 ISA Checks Succeed
./htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 870 ISA Checks Succeed
.lingzx@ubuntu:~$
```

4. Fourthly, as shown in the figure above, our ncopy function achives an average CPE of 9.89, less than 10.0, which means ncopy performs very well. As expected, the larger the number of elements is, the better the function performs. That is because when there are only several elements, loop unrolling and loose ends increase branch instructions; however, when the number is larger, the reduction of branch instructions caused by loop unrolling becomes remarkable.

# 3 Conclusion

# 3.1 Problems

There are many obstacles in the project. And we are going to share some here.

- 1. Firstly, adjustment to new languages. You can never image how we feel when starting the project. It is just like language bombing. Both Y86 and HCL are new to us. And the related resources on the Internet are so poor that we have no idea how to start. However, after days of searching and thinking, we gradually adjust ourselves to the new languages. Y86 is similar to but much simpler than X86 and MIPS familiar to us. As for HCL, though more complex, the project does not require us to fully master it. It is enough if we just known how to make the logic clear. Besides, thanks to CSAPP, we can acquire a lot of related materials in the book.
- 2. Secondly, debugging assembly codes run by pipeline processor. It is amazingly difficult to debug our codes running by a pipeline processor. Just as the pipeline architecture is complex, the procedure of debugging is complex, too. The codes are not finished line by line. An instruction is finished in the M or WB stage and the next several instructions are already on the way. However, this does not both us in the end. Gradually, we learn to examine the contents of states and inputs of different stages and this exactly deepens our understanding of pipeline processors.
- 3. Thirdly, understanding of stack pointer. This is exactly a detail problem. In this semester, we have read a lot of assembly codes but wrote little. The stack is used when passing arguments, saving registers and calling functions. As written in the given Y86 code examples, the convention is

that, on entering a function, we save the base pointer(ebp), and copy the stack pointer(esp) to the base pointer. It takes us a long time to figure out why the address of the first argument is ebp+8. And finally, by carefully observing the contents of the stack, we found when esp is copied to ebp, the stack is pushed twice: one is to save the return address and the other is to save ebp. Also, on the same problem, we spend a long time to debug our rsum function just because we pass an argument when calling the function by pushing the stack BUT forgot to pop the stack to restore the stack pointer after the function is returned.

# 3.2 Achievements

- 1. Firstly, it is great to see we have achieved an average CPE less than 10.0. This a result of our careful design of our logic and implementation. And all of us three members have contributed a lot in the process.
- Secondly, we have successfully implemented leave instruction. Leave is more complicated than iaddl, especially in the pipeline architecture because it involves necessary load-read hazard, but we have implemented it.