# Project 1: Optimizing the Performance of a Pipelined Processor

000, x, x-email 001, y, y-email 002, z, z-email

April 29, 2018

# 1 Introduction

[In this section you should briefly introduce the task in your own words, and what youve done in this project. A simple copy from project1.pdf is not permitted.]

[You should also list the arrangement of each member here. For example, you can write, student-x finished part A and B, student-y finished part C and student-z finished the report (of course we suggest each student to make contributions to coding tasks.)]

# 2 Experiments

[This is the main part of your report. It includes three parts and in each part, you need to write concretely, logically but not in full details.]

# 2.1 Part A

# 2.1.1 Analysis

- $\bullet$   $\mathbf{sum.ys}$  is a program that iteratively sums the elements of a linked list.
  - The basic idea is that we use a conditional jump in a loop which iteratively check whether the next element is equal to zero and if not add up the value to the sum.
    - In init part, the stack structure is set up, then the program jumps to Main function, and finally halts.
    - In Main, we first store the first element to the stack before a call to function sum\_list.

- In sum\_list function, we first do the conventions which saves a copy of initial %ebp and set %ebp to the beginning of the stack frame.
   Then we initialize the sum=0, and the go to a loop which iteratively add up elements' value into our sum.
- In loop: firstly, the element pointed to is added and then, we increment the pointer address which make it points to the next element.
   If the next element is equal to zero, jump to done, otherwise loop agian.
- In done: we resume the %esp and %ebp to the initial value set in init part. Then we can safely let Main function return.
- rsum.ys is a program that recursively sums the elements of a linked list. This most of the code is similar to the code in sum.ys, except that it should use a function rsum list that recursively sums a list of numbers.
  - In rsum\_list, the key idea is that we use %eax to store the iterative temporary sum meanwhile store the value of the current element in %edx. Also, a very important point is that we should store the address of the next element(if it is not zero) always in 8(%ebp), such that in every recursive step, we always update the desired element, which in this case we update element[i+1] with the sum of all elements from i+1 to the end.
- copy.ys copies a block of words from one part of memory to another (non-overlapping area) area of memory, computing the checksum (Xor) of all the words copied.
  - The initialization step is similar to the above implementations.
  - In Main: firstly, the store the src, dest and len into main function stack frame for future use. After these preliminaries, copy block function is called. After returning from copy block, we need to resume the esp and ebp to the initial value set in init part and this is done by "done" function part as similar to above implementations. Finally Main function is returned.
  - Copy\_block: In copy block, firstly we do the conventions like saving a copy of callers ebp and set ebp to the beginning of copy block s stack frame. Then we use 3 registers %ebx %ecx, %esi to store temporary needed values for iteration.
    - Then set eax to 0, as we use it to store the result. Next we get the pre-stored address of src and dest in Mains frame by using ebp with offset of 8 and 12 respectively. And we set ecx to 3 as used to count the iteration. Now we can get into the loop. In the loop, we need to copy data from src(stored in (%esi)) to dest(stored in(%edx)), then update edx, esi and ecx. When ecx goes down to 0, the iteration can stop. Finally, we resume the esp and ebp of Main, and return to Main.

#### 2.1.2 Code

#### • sum.ys

```
#Execution begins at address 0
       . pos
   Init:
                Stack, %esp
Stack, %ebp
                                  #Initialize stack pointer
       irmovl
       irmovl
                Main
       jmp
       halt
   .align 4
  ele1:
10
            .long 0x00a
11
            .long ele2
12
  ele2:
            .long 0x0b0
14
            .long ele3
  ele3:
16
            .long 0xc00
17
            .long 0
18
19
20
  Main:
            irmovl ele1,%esi
                                  #starting pointer
21
            pushl
                    %esi
22
            call sum_list
23
            halt
24
  sum_list:
26
           pushl
                    %ebp
27
28
            rrmovl
                    %esp, %ebp
                                  #read the stack pointer
            pushl
                     %ebx
                                  \#save sbx
29
            pushl
                    %edx
                                  #save sdx
30
31
            pushl
                    %esi
                                  #save esi
                     8(%ebp),%ebx
                                       #ebx = starting pointer ele1
            mrmovl
                     $0,\%eax
33
            irmovl
  loop:
           mrmovl
                    0(%ebx),%edx
                                       #The number
34
                    %edx,%eax
4(%ebx), %esi
35
            addl
                                       #4(%ebx) is address of next
36
            \operatorname{mrmovl}
       node
                    $0,%edx
            irmovl
37
            addl
                     %edx,%esi
38
                                  #If the pointer points to zero
                     done
            jе
39
       return
                    %esi,%ebx
40
            rrmovl
                     loop
41
           jmp
  done:
            popl
                    %esi
                                  #restore the registers
                     %edx
43
            popl
                    %ebx
44
            popl
            rrmovl
                    %ebp, %esp
45
                    %ebp
46
            popl
47
            ret
            . pos
                     0x400
48
  Stack:
49
50
51
```

# • rsum.ys

```
#Execution begins at address 0
       . pos
   Init:
                 Stack, %esp
Stack, %ebp
       irmovl
                                    #Initialize stack pointer
       irmovl
                 Main
       jmp
       halt
   .align 4
   src:
11
                 0x00a
        .long
12
       .long
                 0x0b0
13
       .long
                 0xc00
14
   dest:
15
       .long
                 0x111
16
        .long
                 0x222
17
18
        .long
                 0\,\mathrm{x}\,333
   result:
19
20
       .long
                 0
21
   Main:
22
            irmovl
                     result,%esi #result
23
            pushl
                      %esi
24
                     src,%esi
            irmovl
                                    #src
25
26
            pushl
                      %esi
            irmovl
                      dest,% esi
                                    #dest
27
            pushl
                      %esi
28
            irmovl
                     3,\%esi
                                    #len
29
            pushl
                      %esi
30
            call copy_list
31
            halt
32
33
   copy_list:
34
            pushl
                      %ebp
35
                      %esp, %ebp #read the stack pointer
            rrmovl
36
37
            pushl
                      %eax
                                    #save eax
                      %ebx
            pushl
                                    #save sbx
38
            pushl
39
                      %ecx
                                    #save ecx
            pushl
                      %edx
                                    #save sdx
40
                                    #save esi
            pushl
                      %esi
41
                      8(%ebp),%eax
                                         \#eax=p_len
42
            \operatorname{mrmovl}
43
            mrmovl
                      0(%eax),%eax
                                         \#\text{eax}=\text{len}, \text{len} -1, \dots, 0
                      20(%ebp),%edx
                                         #edx=p_result
44
            mrmovl
45
            irmovl
                      $0,%ebx
                                         \#tmp=0
                      $0,%ecx
            irmovl
                                         \#ecx=0
46
            irmovl
                      $0,% esi
                                         \#esi = 0, 4, 8...
47
48
   loop:
49
                      16(\%ebp),\%edx
50
            \operatorname{mrmovl}
                                         \#edx = p_src
            addl
                      %esi,%edx
                                          #edx = p_src_cur
51
                                          #edx = src_cur
#result ^= src_cur
                      0(%edx),%edx
            mrmovl
            xorl
                      %edx,%ecx
```

```
54
             \operatorname{mrmovl}
                       12(\%ebp),\%ebx
                                            \#ebx = p_dest
55
56
             addl
                       %esi,%ebx
                                            #ebx = p_dest_cur
                       \%edx,0(\%ebx)
                                            #*p_dest_cur = src_cur
             rmmovl
57
59
             irmovl
                       $1,%ebx
                                            \#eax = 1
                                            \#subl %ebx,%eax -> eax = eax
             subl
                       \% \mathrm{ebx}, \% \, \mathrm{eax}
60
          - ebx
             је
                       done
61
                       $4,\%ebx
                                            \#tmp = 4
             irmovl
62
             addl
                       %ebx,%esi
                                            #esi+=tmp
63
             jmp
                       loop
64
                       %ecx,20(%ebp)
                                            \#*p\_result = ecx
65
   done:
             \operatorname{rmmovl}
             popl
                       %esi
                                            #restore the registers
66
                       \%edx
67
             popl
                       %ecx
68
             popl
                       %ebx
             popl
69
                       %eax
70
             popl
                       %ebp, %esp
71
             rrmovl
                       %ebp
             popl
72
73
             {\rm re}\,{\rm t}
74
                       0x120
             .pos
   Stack:
76
77
```

# • copy.ys

```
#Execution begins at address 0
       . pos
                 Stack, %esp
Stack, %ebp
       irmovl
                                     #Initialize stack pointer
        irmovl\\
       jmp
                 Main
       halt
   .align 4
   src:
        .long
                 0x00a
11
        .long
                 0x0b0
12
       .long
                 0 \times c00
13
   dest:
14
       .long
                 0\,\mathrm{x}\,111
15
        .long
                 0x222
16
       .long
                 0x333
17
18
19
  Main:
20
21
             irmovl
                      src,%esi
                                     \# src
                      %esi
             pushl
22
                      dest,% esi
23
             irmovl
                                     \# dest
             pushl
                      %esi
24
             irmovl $3,% esi
                                     #len
25
26
             pushl
                      %esi
             call copy_list
27
             halt
28
29
```

```
copy_list:
30
             pushl
                      %ebp
31
                      %esp, %ebp
             rrmovl
                                     #read the stack pointer
32
             pushl
                      %ebx
                                     #save sbx
             pushl
                      \%ecx
                                     #save ecx
             pushl
                      \%edx
                                     #save sdx
35
             pushl
                      %esi
                                     #save esi
36
                      8(%ebp),%eax
37
             mrmovl
                                          \#\text{eax}=\text{len}, \text{len} -1, \dots, 0
                      $0,%ebx
             irmovl
                                          \#tmp=0
38
                      $0,%ecx
                                          \#ecx=0
39
             irmovl
             irmovl
                      $0,% esi
                                          \#esi = 0, 4, 8...
40
   loop:
41
                      16(\%ebp),\%edx
42
            mrmovl
                                          \#edx = p_src
            addl
                      %esi,%edx
                                          \#edx = p_src_cur
43
                                          #edx = src_cur
                      0(\%edx),\%edx
            mrmovl
44
45
             xorl
                      %edx,%ecx
                                          #result ^= src_cur
46
                      12(\%ebp),\%ebx
                                          \#ebx = p_dest
47
            mrmovl
48
             addl
                      %esi,%ebx
                                          #ebx = p_dest_cur
                      %edx,0(%ebx)
                                          #*p_dest_cur = src_cur
            rmmovl
49
50
             irmovl
                      $1,%ebx
51
                                          \#eax-=1
                                                   \%ebx,\%eax \rightarrow eax = eax
            subl
                      %ebx,%eax
                                          #subl
           ebx
                      done
             ie
                      $4,\%ebx
                                          \#tmp = 4
54
             irmovl
55
             addl
                      %ebx,%esi
                                          #esi+=tmp
                      loop
            _{\mathrm{jmp}}
56
                      \%ecx,\%eax
57
   done:
             rrmovl
             popl
                      %esi
                                          #restore the registers
58
                      %edx
             popl
60
             popl
                      %ecx
                      %ebx
             popl
61
                      %ebp, %esp
62
             rrmovl
63
             popl
                      \% \mathrm{ebp}
64
             ret
65
66
             . pos
                      0x120
   Stack:
67
68
69
```

# 2.1.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

#### 2.2 Part B

#### 2.2.1 Analysis

To add IIADDL to the SEQ processor,we need to know the whole steps that the iaddl operation takes. From the textbook we can know all steps of this operation. The steps above is that: Firstly, we need to get the icode and ifun which conbine a byte, and we can use M1[PC] to get the first byte. Secondly, we need to get which register we begi to use, and we can use M 1[P C + 1] to get the second byte which contains two registers tags. Thirdly, we get the rest of the instruction to get the instant value. Then, we begin to decode the instruction which we will get the value in the register and store it in the valB. Forthly, we do the add operation which is in the execute step. Fifthly, we write the result back to the register and Finally we update the PC to prepare for the next instruction.

#### 2.2.2 Code

[In this part, you should place your code and make it readable in Latex, please. Writing necessary comments for codes is a good habit.]

#### 2.2.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

# 2.3 Part C

# 2.3.1 Analysis

In this part, we are required to optimize the performance of a function ncopy, which copies the data from source address to destine address and return the number of positive integers contained in the source. And to achieve this goal, optimization of both algorithm and hardware is allowed. So, this part is a test of our overall capability of pipeline architecture.

The performance of the function is evaluated with CPE, so what we need to do is to reduce average CPE as more as possible. The difficulties lie in several aspects below, and we have also figured out the answer.

- 1. What makes the function perform poorly? A: Great number of branch instructions, high cost of computation involving immediate integers and stall penalty from load-read instructions. We are not talking about misprediction penalty of conditional branches but just the proportion of branch instructions that would cost a lot of cycles.
- 2. How can we reduce branch instructions, computation cost and stall penalty? A: Reduce instructions of conditional branches to improve our algorithm,

add new instruction(s) to increase support for immediate computation and adjust sequence of some instructions.

- 3. What should we do in software layer? A: Modify ncopy.ys, and apply technique of loop unrolling to reduce number of branch instructions, use instruction(s) that supports immediate computation better when necessary and adjust sequence of some instructions that would cause a data hazard.
- 4. What should we do in hardware layer? A: Modify pipe-full.hcl, and implement logic that supports immediate computation, that is iaddl. (Apart from iaddl, ileave is also implemented here according to the requirement but it is found to be of no use in this part.) Now we will elaborate what we do here.

Firstly, loop unrolling. Technique of loop unrolling reduces the number of branch instructions and thus reduce the number of instructions to execute. We have a loop that performs ncopy of 16 elements. In the primitive version of ncopy every time a number is copied there would be a check whether the loop should be over. Thus, we reduce the number of instructions by 15 every 16 elements, which also means that the CPE could be decreased by about 15/16 with technique of loop unrolling. Also, we need to tie up some loose ends. To achieve better performance, after the 16-element loop, we do the ncopy work with 8, 4, 2 and 1 element(s) successively if there are that many elements left.

Secondly, use iaddl for immediate computation. Decreasing of len and increasing of count, p\_src and p\_dst are involved with immediate operands. We could have CPE decreased by 2 with this step.

Thirdly, avoid load-read stall penalty. It is easy to find amrmovl x1, x2 instruction followed by a rmmovl x2, x3 instruction, which intends to copy \*p\_x1 to \*p\_x3. But since mrmovl is a load instruction and rmmovl needs to read the same register. So, codes like this would cause a penalty of one cycle. In other words, by inserting some other instructions into the two instructions can decrease the CPE approximately by 1.

Fourthly, implementation of iaddl and ileave. Detailed descriptions of iaddl and leave can be seen in the beginning part of seq-full.hcl and pipe-full.hcl. (Although we are talking about implementation of pipeline processor, but the operations of the two instructions are similar to that of a sequence processor) . iaddl, which adds an immediate operand to a register, can be accomplished by combination of irmovl and addl. leave, which decrease stack pointer and load data to base pointer register memory addressed by itself, can be accomplished y combination of mrmovl and popl. Inspired by instructions similar to them, we could modify the hcl file properly. Here are some further details. Iaddl: instr\_vali, need\_regids, need\_valC, d\_srcB = D\_rB, d\_dstE = D\_rB, aluA = valC, aluB = valB, set\_cc. leave: instr\_vali, need\_regids, d\_srcA = REBP, d\_dstE = RESP, d\_dstM = REBP, aluA = E\_valA, aluB = 4, mem\_addr = M\_valA, mem\_read, F\_stall, D\_stall, D\_bubble, E\_bubble. Using iaddl instruction can

# 2.3.2 Code

#### • ncopy.ys

```
\#/* $begin ncopy-ys */
  \# 948 bytes < 1000 bytes
3 # Average CPE = 9.89
  # The trick used in the ncopy function is loop unrolling.
5 # 1. Fisrt we iteratively 'ncopy' 16 elements until there are
     fewer
6 # than 16 elements left.
 # 2. Then check if left elements are more than 8, and if so,
# we 'ncopy' 8 elements.

# 3.Repeat procedure2 by checking and 'ncopy' 4, 2, 1 element(
     s).
# The modifications above reduces number of condition branch
  # instructions, and thus improve the performance of CPU.
# Also, some sequences of instructions are modified.
# Src-plus and count-plus instructions are inserted between
 # some mrmovl and rmmovl instructions to avoid a stalling
# due to data hazard.
16
 # ncopy.ys - Copy a src block of len ints to dst.
17
  # Return the number of positive ints (>0) contained in src.
18
# Include your name and ID here.
21
# Describe how and why you modified the baseline code.
23 #
 24
# Do not modify this portion
# Function prologue.
                       # Save old frame pointer
27
  ncopy: pushl %ebp
     rrmovl %esp,%ebp
                      # Set up new frame pointer
28
     pushl %esi
                  # Save callee-save regs
29
     pushl %ebx
30
     pushl %edi
     mrmovl 8(%ebp),%ebx # src
     mrmovl 16(%ebp),%edx # len
mrmovl 12(%ebp),%ecx # dst
33
                          # dst
34
35
# You can modify this portion
37
  xorl %eax, %eax
                   \# count = 0;
39
 40
     #################### fewer than 16 elements left.
41
     Loop5: iaddl $-16,%edx
                         \# len = 16 > 0 ?
42
     jl Loop4
                   # if so, goto Loop:
43
44
     mrmovl (%ebx), %esi # read val from src...
45
     andl %esi, %esi # val <= 0?
```

```
jle Npos51  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos51: rmmovl %esi, (%ecx) # ...and store it to dst
 48
 49
 50
            mrmovl 4(%ebx), %esi # read val from src...
 51
     andl %esi, %esi  # val <= 0?

jle Npos52  # if so, goto Npos:
iaddl $1, %eax  # count++

Npos52: rmmovl %esi, 4(%ecx)  # ...and store it to dst
 52
 53
 55
 56
            mrmovl 8(%ebx), %esi # read val from src...
 57
           andl %esi , %esi  # val <= 0?

jle Npos53  # if so, goto Npos:

iaddl $1, %eax  # count++
 58
 59
 60
     Npos53: rmmovl %esi , 8(\%ecx) # ...and store it to dst
 61
            mrmovl~12(\%ebx)\;,~\%esi~~\#~read~val~from~src\dots
 63
           mrmovi 12(%ebx), %esi # read var
andl %esi , %esi # val <= 0?
jle Npos54 # if so, goto Npos:
iaddl $1, %eax # count++
 64
 65
 66
 Npos54: rmmovl %esi , 12(\%ecx) # ...and store it to dst
 68
            mrmovl 16(\%ebx), \%esi # read val from src...
 69
            andl %esi , %esi # val <= 0?
 70
     jle Npos55 # if so, goto Npos:
iaddl $1, %eax # count++
Npos55: rmmovl %esi, 16(%ecx) # ...and store it to dst
 71
 74
            mrmovl 20(\%ebx), \%esi # read val from src...
           andl %esi, %esi  # val <= 0?

jle Npos56  # if so, goto Npos:

iaddl $1, %eax  # count++
 76
 77
 Npos56: rmmovl %esi, 20(%ecx) # ... and store it to dst
 80
            mrmovl 24(\%ebx), \%esi # read val from src...
 81
     andl %esi , %esi  # val <= 0?

jle Npos57  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos57: rmmovl %esi , 24(%ecx)  # ...and store it to dst
 82
 84
 85
            mrmovl 28(\%ebx), \%esi # read val from src...
 87
     andl %esi, %esi  # val <= 0?

jle Npos58  # if so, goto Npos:
iaddl $1, %eax  # count++

Npos58: rmmovl %esi, 28(%ecx) # ...and store it to dst
 88
 90
 91
 92
    mrmovl 32(%ebx), %esi  # read val from src...
andl %esi, %esi  # val <= 0?
jle Npos59  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos59: rmmovl %esi, 32(%ecx)  # ...and store it to dst
 93
 94
 95
 96
 97
 98
            mrmovl 36(\%ebx), \%esi # read val from src...
 99
andl %esi , %esi  # val <= 0?

jle Npos510  # if so , goto Npos:

iaddl $1 , %eax  # count++

Npos510:rmmovl %esi , 36(%ecx)  # ...and store it to dst
```

```
104
    mrmovl 40(\% ebx), \% esi \# read val from src... and \% esi, \% esi \# val <= 0? jle Npos511 # if so, goto Npos: iaddl $1, \% eax \# count++ Npos511:rmmovl \% esi, 40(\% ecx) \# ... and store it to dst
105
106
107
108
109
    mrmovl 44(%ebx), %esi  # read val from src...
andl %esi, %esi  # val <= 0?
jle Npos512  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos512:rmmovl %esi, 44(%ecx)  # ...and store it to dst
111
112
113
114
115
116
           mrmovl 48(%ebx), %esi # read val from src...
117
    andl %esi , %esi  # val <= 0?

jle Npos513  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos513:rmmovl %esi , 48(%ecx)  # ...and store it to dst
118
119
120
           mrmovl 52(%ebx), %esi # read val from src...
123
          andl %esi, %esi  # val <= 0?
jle Npos514  # if so, goto Npos:
iaddl $1, %eax  # count++
124
125
126
    Npos514:rmmovl %esi , 52(%ecx) # ...and store it to dst
127
128
           mrmovl 56(%ebx), %esi # read val from src...
129
          andl %esi , %esi  # val <= 0?
jle Npos515  # if so, goto Npos:
iaddl $1, %eax  # count++
130
131
132
     Npos515:rmmovl %esi , 56(\%ecx) # ...and store it to dst
133
134
           mrmovl 60(%ebx), %esi # read val from src...
135
          iaddl $64,\%ebx \# src+=16 rmmovl \%esi , 60(\%ecx) \# ... and store it to dst
136
137
############
144
145
146
147 ### Check if left elements are more than 8, and if so,
         ### we 'ncopy' 8 elements. ######

Loop4: iaddl $8,%edx # len-=4 > 0 ?

jl Loop3 # if so, goto Loop:
                                                         mrmovl (%ebx), %esi # read val from src...
          andl %esi , %esi  # val <= 0?
jle Npos41  # if so , goto Npos:
154
           iaddl $1, %eax # count++
155
Npos41: rmmovl %esi, (%ecx) # ...and store it to dst
157
           mrmovl 4(%ebx), %esi # read val from src...
```

```
andl %esi , %esi # val <= 0?
159
163
           mrmovl 8(%ebx), %esi # read val from src...
164
     andl %esi , %esi  # val <= 0?
    jle Npos43  # if so , goto Npos:
    iaddl $1 , %eax  # count++
Npos43: rmmovl %esi , 8(%ecx)  # ...and store it to dst
165
166
167
168
           mrmovl 12(\%ebx), \%esi # read val from src...
170
    andl %esi, %esi  # val <= 0?
    jle Npos44  # if so, goto Npos:
    iaddl $1, %eax  # count++
Npos44: rmmovl %esi, 12(%ecx) # ...and store it to dst
171
172
174
175
           mrmovl 16(\%ebx), \%esi # read val from src...
176
     andl %esi, %esi  # val <= 0?
jle Npos45  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos45: rmmovl %esi, 16(%ecx) # ...and store it to dst
177
178
180
181
mrmovl 20(\%ebx), \%esi # read val from src...

andl \%esi, \%esi # val <= 0?

jle Npos46 # if so, goto Npos:

iaddl $1, \%eax # count++

Npos46: rmmovl \%esi, 20(\%ecx) # ...and store it to dst
187
           mrmovl~24(\%ebx)\;,~\%esi~~\#~read~val~from~src\dots
188
           andl %esi , %esi  # val <= 0?

jle Npos47  # if so, goto Npos:

iaddl $1, %eax  # count++
189
190
191
     Npos47: rmmovl %esi, 24(%ecx) # ...and store it to dst
192
193
           mrmovl~28(\%ebx)\;,~\%esi~~\#~read~val~from~src\dots
194
           iaddl $32,%ebx # src+=8
195
           rmmovl %esi, 28(%ecx) # ...and store it to dst
196
     andl %esi , %esi  # val <= 0?

jle Npos48  # if so, goto Npos:
iaddl $1, %eax  # count++

Npos48: iaddl $32,%ecx  # dst+=8
197
198
200
           iaddl $-8,\%edx
202 ######## End of 8-element checking and 'ncopy ############
203
204
### Check if left elements are more than 4, and if so,
         ##########
### we 'ncopy' 4 elements. ######

Loop3: iaddl $4,%edx # len-=4 > 0 ?

jl Loop2 # if so, goto Loop:
                                                    ###############
209
           mrmovl (%ebx), %esi # read val from src...
210
andl %esi , %esi # val <= 0?

ile Npos31 # if so, goto Npos:

iaddl $1, %eax # count++

Npos31: rmmovl %esi , (%ecx) # ...and store it to dst
```

```
215
        mrmovl 4(%ebx), %esi # read val from src...
216
        andl %esi, %esi  # val <= 0?
jle Npos2  # if so, goto Npos:
217
218
   iaddl $1, %eax # count++
Npos32: rmmovl %esi, 4(%ecx) # ...and store it to dst
219
220
221
         mrmovl 8(%ebx), %esi # read val from src...
222
   andl %esi , %esi  # val <= 0?
jle Npos33  # if so , goto Npos:
iaddl $1, %eax  # count++
Npos33: rmmovl %esi , 8(%ecx)  # ...and store it to dst
223
224
226
227
        mrmovl 12(%ebx), %esi  # read val from src... iaddl  $16,%ebx  # src+++++++
228
229
        rmmovl %esi, 12(%ecx) # ...and store it to dst
230
   andl %esi , %esi  # val <= 0?
jle Npos34  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos34: iaddl $16,%ecx  # dst+++++++
231
232
233
234
         iaddl $-4,%edx
   236
237
239 ### Check if left elements are more than 2, and if so,
       ### we 'ncopy' 2 elements. #####

241 Loop2: iaddl $2,%edx # len+2 < 0 ?

jl Loop1 # if so, goto Loop1:
                                               mrmovl (%ebx), %esi # read val from src...
243
        andl %esi, %esi  # val <= 0?
jle Npos21  # if so, goto Npos:
244
245
   iaddl $1, %eax # count++
Npos21: rmmovl %esi, (%ecx) # ...and store it to dst
246
247
        mrmovl 4(%ebx), %esi  # read val from src...
iaddl $8,%ebx  # src++++
248
249
        rmmovl %esi , 4(\%ecx) # ...and store it to dst
250
        andl %esi , %esi  # val <= 0?
jle Npos22  # if so , goto Npos:
251
252
   iaddl $1, %eax # count++
Npos22: iaddl $8, %ecx # dst+
253
                                 # dst++++
254
        iaddl $-2,\%edx
255
   ######### End of 2-element checking and 'ncopy ##########
257
258
   ### Check if left elements are more than 1, and if so,
259
       <del>|| || || || || || || ||</del>
   ### we 'ncopy' 1 elements. ####
Loop1: iaddl $1,%edx # len+1 < 0?
                                               261
        jl Done # if so, goto Done:
262
         mrmovl (%ebx), %esi # read val from src...
263
        iaddl $4,%ebx # src++
264
        rmmovl %esi, (%ecx) # ...and store it to dst
265
        266
267
```

```
270
  # Do not modify the following section of code
271
  # Function epilogue.
272
  Done:
273
274
      popl %edi
                             # Restore callee-save registers
275
      popl %ebx
      popl %esi
276
      rrmovl %ebp, %esp
277
      popl %ebp
278
279
      ret
  # Keep the following label at the end of your function
  \operatorname{End}:
283 \#/* \$end ncopy-ys */
284
285
```

# • pipe-full.hcl

```
\#/* $begin pipe-all-hcl */
HCL Description of Control for Pipelined Y86 Processor
      Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
4 #
        #
 ## Your task is to implement the iaddl and leave instructions
 ## The file contains a declaration of the icodes
 ## for iaddl (IIADDL) and leave (ILEAVE).
## Your job is to add the rest of the logic to make it work
11
12
13
                 Leader's name and ID.
14
15
16
 #Descriptions:
 # Both instructions leave and iaddl are implemented here,
17
    which are#
   similar to those of 'seq'.
 #
18
 # For iaddl/IIADDL, the work is almost the same as that of '
19
 seq' #
# version. The difference is that information, such as source
   register or destine register is acquired from pipeline
     registers.#
 #
   (It's very lucky to see all forwarding logic has already
     been #
 # implmeneted)
23
 # For leave/ILEAVE, the work is more complicated. Since this
24
    is a #
# load instruction, attention must be paid to avoidance of
    data #
 # hazards. By careful analysis, we decide that ILEAVE can be
         #
```

```
# grouped with IMRMOVL, IPOPL when coping with data hazards,
     which #
  # largely reduced complexity of the job.
 29
30 #iaddl Details:
31 # 1.instr_valid
                                      #
# 2.need_regids
                                      #
33 # 3.need_valC
                                      #
34 # 4.d_srcB - D_rB
                                      #
  # 5.d_dstE - D_rB
                                      #
36 # 6.aluA - valC
                                      #
37 # 7. aluB - valB
                                      #
  # 8.set_cc
                                   #
39 #leave Details:
40 # 1.instr_vali
                                      #
41
  # 2.need_regids
                                      #
                                      #
#
42 # 3.d_srcA - REBP
43 # 4.d_dstE - RESP
 \# 5.d_dstM - REBP
                                      #
                                      #
45 # 6.aluA - E_valA
46 # 7.aluB - 4
                                      #
 # 8.mem_addr - M_valA
47
                                      #
 # 9.mem_read
48
49 # 10. F_stall
                                      #
50 # 11. D_stall
                                      #
 # 12.D_bubble
51
52 # 13. E_bubble
53
54
 55
 56
      C Include's. Don't alter these
57
 58
  quote '#include <stdio.h>'
60
  quote '#include "isa.h"'
quote '#include "pipeline.h"'
quote '#include "stages.h"'
  quote '#include "sim.h" '
  quote 'int sim_main(int argc, char *argv[]);'
quote 'int main(int argc, char *argv[]) {return sim_main(argc,
65
66
     argv);}'
67
68
  Declarations. Do not change/remove/delete any of these
69
  71
 ##### Symbolic representation of Y86 Instruction Codes
    intsig INOP
                'I_NOP'
  intsig IHALT
               'I_HALT'
  intsig IRRMOVL 'LRRMOVL'
75
  intsig IIRMOVL 'LIRMOVL'
  intsig IRMMOVL
               'LRMMOVL'
77 Intsig IRMMOVL 'LRMMOVL'
78 Intsig IMRMOVL 'LMRMOVL'
```

```
79 intsig IOPL 'I_ALU'
  intsig IJXX 'LJMP'
   intsig ICALL
                  'I_CALL'
  intsig IRET 'I_RET'
                 'I_PUSHL'
  intsig IPUSHL
  intsig IPOPL
                  'I_POPL'
  # Instruction code for iaddl instruction
  intsig HADDL 'LADDL'
87 # Instruction code for leave instruction
                'I_LEAVE'
  intsig ILEAVE
90 ##### Symbolic representaions of Y86 function codes
      #####
  intsig FNONE
                  'F_NONE'
                                 # Default function code
91
92
  ##### Symbolic representation of Y86 Registers referenced
       #####
  intsig RESP
                  'REG_ESP'
                                      # Stack Pointer
94
                  'REG_EBP'
95
   intsig REBP
                                      # Frame Pointer
  intsig RNONE
                  'REG_NONE'
                                      # Special value
96
      indicating "no register"
97
  ##### ALU Functions referenced explicitly
98
      intsig ALUADD
                  'A_ADD'
                                  # ALU should add its
99
      arguments
101 #### Possible instruction status values
   intsig SBUB 'STAT_BUB'
                        # Bubble in stage
102
  intsig SAOK 'STAT_AOK'
                         # Normal execution
   intsig SADR 'STAT_ADR'
                         # Invalid memory address
  intsig SINS 'STAT_INS'
                         # Invalid instruction
105
  intsig SHLT 'STAT_HLT'
106
                         # Halt instruction encountered
107
  ##### Signals that can be referenced by control logic
108
      ##### Pipeline Register F
      111
  intsig F_predPC 'pc_curr->pc'
                                     # Predicted value of PC
112
113
##### Intermediate Values in Fetch Stage
      115
  intsig imem_icode 'imem_icode'
                                     # icode field from
116
      instruction memory
   intsig imem_ifun 'imem_ifun'
                                      # ifun field from
117
      instruction memory
   intsig f_icode 'if_id_next->icode' # (Possibly modified)
      instruction code
                  'if_id_next->ifun '
                                      # Fetched instruction
119
  intsig f_ifun
      function
                                      # Constant data of
  intsig f_valC
                 'if_id_next ->valc'
120
      fetched instruction
intsig f_valP 'if_id_next->valp' # Address of following
```

```
instruction
   boolsig imem_error 'imem_error'
                                      # Error signal from
       instruction memory
   boolsig instr_valid 'instr_valid' # Is fetched instruction
       valid?
124
  ##### Pipeline Register D
125
      intsig D_icode 'if_id_curr ->icode'
                                     # Instruction code
126
   intsig D_rA 'if_id_curr->ra'
                                       # rA field from
127
      instruction
   intsig D_rB 'if_id_curr ->rb'
                                       # rB field from
128
      instruction
   intsig D_valP 'if_id_curr->valp'
                                      # Incremented PC
129
130
  ##### Intermediate Values in Decode Stage
      'id_ex_next->srca' # srcA from decoded
133
   intsig d_srcA
      instruction
                    'id_ex_next->srcb' # srcB from decoded
   intsig d_srcB
      instruction
   intsig d_rvalA 'd_regvala'
                                  # valA read from register
      file
   intsig d_rvalB 'd_regvalb'
                                  # valB read from register
136
      file
137
138 ##### Pipeline Register E
      intsig E_icode
                                      # Instruction code
139
                  'id_ex_curr ->icode '
   intsig E_ifun
                 'id_ex_curr->ifun '
                                       # Instruction function
140
                  'id_ex_curr ->valc'
   intsig E_valC
                                       # Constant data
                 'id_ex_curr ->srca'
142 intsig E_srcA
                                       # Source A register ID
                  'id_ex_curr \rightarrow vala'
143
  intsig E_valA
                                       # Source A value
                  'id_ex_curr -> srcb '
   intsig E_srcB
                                       # Source B register ID
   intsig E_valB 'id_ex_curr->valb'
                                       # Source B value
145
   intsig E_dstE 'id_ex_curr->deste'
                                       # Destination E register
      ID
   intsig E_dstM 'id_ex_curr->destm'
                                      # Destination M register
147
      ID
148
  ##### Intermediate Values in Execute Stage
149
      intsig e_valE 'ex_mem_next->vale' # valE generated by ....
boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
150
152
      modified to be RNONE)
154 #### Pipeline Register M
      intsig M_stat 'ex_mem_curr->status'
                                          # Instruction status
   intsig M_icode 'ex_mem_curr->icode' # Instruction code
156
  intsig M_ifun 'ex_mem_curr->ifun' # Instruction function intsig M_valA 'ex_mem_curr->vala' # Source A value
158
   intsig M_dstE 'ex_mem_curr->deste' # Destination E register
      ID
intsig M_valE 'ex_mem_curr->vale'
                                        # ALU E value
```

```
intsig M_dstM 'ex_mem_curr->destm' # Destination M register
      ID
   boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
   boolsig dmem_error 'dmem_error' # Error signal from
      instruction memory
164
##### Intermediate Values in Memory Stage
      intsig m_valM 'mem_wb_next->valm' # valM generated by memor
intsig m_stat 'mem_wb_next->status' # stat (possibly modified
                                     # valM generated by memory
167
      to be SADR)
168
  ##### Pipeline Register W
169
     intsig W_stat 'mem_wb_curr->status ' # Instruction status intsig W_icode 'mem_wb_curr->icode ' # Instruction code intsig W_dstE 'mem_wb_curr->deste ' # Destination E register
170
     ID
   intsig W_valE 'mem_wb_curr->vale'
                                          # ALU E value
   intsig W_dstM 'mem_wb_curr->destm' # Destination M register
174
     ID
   intsig W_valM 'mem_wb_curr->valm' # Memory M value
175
176
Control Signal Definitions.
178 #
  179
181 ############# Fetch Stage
      182
## What address should instruction be fetched at
   int f_pc = [
184
      # Mispredicted branch. Fetch at incremented PC
185
      M_{-icode} = IJXX \&\& !M_{-Cnd} : M_{-valA};
186
      # Completion of RET instruction.
187
       W_{icode} = IRET : W_{valM};
188
189
      # Default: Use predicted value of PC
       1 : F_predPC;
190
191
193 ## Determine icode of fetched instruction
194
   int f_{-i}code = [
      imem_error : INOP;
195
       1: imem_icode;
196
197
198
  # Determine ifun
199
   int f_ifun = [
      imem_error : FNONE;
201
       1: imem_ifun;
202
203
  ];
204
# Is instruction valid?
bool instr_valid = f_icode in
```

```
{ INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL,
207
        ILEAVE,
          IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
208
209
# Determine status code for fetched instruction
   int f_stat = [
211
       imem_error: SADR;
212
       !instr_valid : SINS;
213
       f_icode == IHALT : SHLT;
214
215
       1 : SAOK;
216
   ];
217
218
   # Does fetched instruction require a regid byte?
   bool need_regids =
219
       f\_icode \ in \ \{\ IRRMOVL,\ IOPL,\ IPUSHL,\ IPOPL,\ IIADDL,\ ILEAVE,
220
                 IIRMOVL, IRMMOVL, IMRMOVL };
221
222
# Does fetched instruction require a constant word?
224
   bool need_valC
       f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL,
225
       IIADDL };
226
   # Predict next value of PC
227
   int f_predPC =
       f_icode in { IJXX, ICALL } : f_valC;
229
       1 : f_valP;
230
   ];
231
232
   ######### Decode Stage
233
       234
235
## What register should be used as the A source?
237
   int d_srcA = [
        D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
238
       D_icode in { IPOPL, IRET } : RESP;
239
       D_icode in { ILEAVE } : REBP;
240
        1 : RNONE; # Don't need register
241
242
243
  ## What register should be used as the B source?
244
245
   int d_srcB = [
       D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB; D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
247
        1 : RNONE; # Don't need register
248
249
   ];
250
   ## What register should be used as the E destination?
251
   int d_dstE = [
252
       D_icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL} : D_rB; D_icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
253
254
       1 : RNONE; # Don't write any register
255
256
   ];
257
258 ## What register should be used as the M destination?
_{259} int d_{-}dstM = [
       D_icode in { IMRMOVL, IPOPL } : D_rA;
```

```
D_icode in { ILEAVE } : REBP;
261
262
        1 : RNONE; # Don't write any register
263
   ];
264
265 ## What should be the A value?
266 ## Forward into decode stage for valA
   int d_valA = [
267
       D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
                                     # Forward valE from execute
       d_{srcA} = e_{dstE} : e_{valE};
269
       d_{srcA} = M_{dstM} : m_{valM};
                                        # Forward valM from memory
270
       d\_srcA == M\_dstE : M\_valE;
                                        # Forward valE from memory
271
       d_{srcA} = W_{dstM} : W_{valM};
                                        # Forward valM from write
272
       back
       d\_srcA == W\_dstE : W\_valE;
                                        # Forward valE from write
273
       back
        1 : d_rvalA; # Use value read from register file
274
   ];
275
276
277
   int d_valB = [
                                        # Forward valE from execute
       d_srcB == e_dstE : e_valE;
278
279
       d\_srcB == M\_dstM : m\_valM;
                                         # Forward valM from memory
       d_srcB == M_dstE : M_valE;
                                        # Forward valE from memory
280
       d_srcB = W_dstM : W_valM;
                                        # Forward valM from write
281
       back
       d_srcB == W_dstE : W_valE;
                                        # Forward valE from write
282
       back
        1 : d_rvalB; # Use value read from register file
284 ];
285
  ############## Execute Stage
       287
288 ## Select input A to ALU
289
   int aluA = [
        E_icode in { IRRMOVL, IOPL, ILEAVE } : E_valA;
290
        E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC;
291
        E_icode in { ICALL, IPUSHL } : -4;
292
        E_icode in { IRET, IPOPL } : 4;
293
       # Other instructions don't need ALU
294
295
   ];
296
  ## Select input B to ALU
297
   int aluB = [
        \mbox{E\_icode in } \{ \mbox{ IRMMOVL}, \mbox{ IMRMOVL}, \mbox{ IOPL}, \mbox{ ICALL}, \\
299
                 IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
300
        \mbox{E\_icode in } \{ \mbox{ IRRMOVL}, \mbox{ IIRMOVL } \} \mbox{ : } 0; \\
301
       E_icode in { ILEAVE } : 4;
302
       # Other instructions don't need ALU
303
   1;
304
305
   ## Set the ALU function
   int alufun = [
    E_icode == IOPL : E_ifun;
307
308
       1 : ALUADD;
309
310
## Should the condition codes be updated?
```


```
bool set_cc = (E_icode in {IOPL, IIADDL } ) &&
       # State changes only during normal operation
314
       !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS
315
       , SHLT };
  ## Generate valA in execute stage
317
int e_valA = E_valA; # Pass valA through stage
  ## Set dstE to RNONE in event of not-taken conditional move
320
   int e_dstE = [
321
       E_icode == IRRMOVL && !e_Cnd : RNONE;
322
       1 : E_dstE;
323
324
   ];
325
  ############## Memory Stage
326
       327
  ## Select memory address
328
329
   int mem_addr =
       \label{eq:model} $$M\_icode\ in\ \{$\ IRMMOVL,\ IPUSHL,\ ICALL,\ IMRMOVL\ \}\ :\ M\_valE\,;
330
       M_icode in { IPOPL, IRET } : M_valA;
M_icode in { ILEAVE } : M_valA;
331
332
       # Other instructions don't need address
333
334
335
## Set read control signal
337 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
338
339
   ## Set write control signal
   bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
340
341
342 \#/* \$begin pipe-m\_stat-hcl */
343 ## Update the status
344
   int m_stat = [
       dmem_error : SADR;
345
       1 : M_stat;
346
347
\#/* \$end pipe-m_stat-hcl */
349
350 ## Set E port register ID
int w_dstE = W_dstE;
352
353 ## Set E port value
int w_valE = W_valE;
355
356 ## Set M port register ID
u_{dstM} = W_{dstM}
359 ## Set M port value
int w_valM = W_valM;
362 ## Update processor status
363
   int Stat = [
       W_{-}stat = SBUB : SAOK;
364
       1 : W_stat;
365
   ];
366
367
```

```
368 ########### Pipeline Register Control
       369
   # Should I stall or inject a bubble into Pipeline Register F?
370
   # At most one of these can be true.
   bool F_bubble = 0;
372
   bool F_stall =
373
       # Conditions for a load/use hazard
374
       E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                       #Dst value
375
       generated after M stage
        E_dstM in { d_srcA , d_srcB } ||
                                              #but D needs the
376
       registers
       # Stalling at fetch while ret passes through pipeline
       IRET in { D_icode, E_icode, M_icode };
378
379
   # Should I stall or inject a bubble into Pipeline Register D?
380
   # At most one of these can be true.
381
   bool D_stall =
382
383
       # Conditions for a load/use hazard
       E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                       #Dst value
384
       generated after M stage
        E_dstM in { d_srcA, d_srcB };
                                             #but E needs the
385
       registers
   bool D_bubble =
387
       # Mispredicted branch
388
       (E_icode == IJXX && !e_Cnd) ||
389
       # Stalling at fetch while ret passes through pipeline
# but not condition for a load/use hazard
390
391
       !(E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in {
392
       d_srcA , d_srcB }) && 
IRET in { D_icode , E_icode , M_icode };
393
394
395
  # Should I stall or inject a bubble into Pipeline Register E?
   # At most one of these can be true.
396
   bool E_stall = 0;
397
398
   bool E-bubble =
       # Mispredicted branch
399
       (E_icode == IJXX && !e_Cnd) ||
400
       # Conditions for a load/use hazard
401
       E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in { d_srcA, d_srcB};
402
403
405 # Should I stall or inject a bubble into Pipeline Register M?
   # At most one of these can be true.
406
   bool M_{stall} = 0;
407
408 # Start injecting bubbles as soon as exception passes through
       memory stage
   bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in {
       SADR, SINS, SHLT };
410
411 # Should I stall or inject a bubble into Pipeline Register W?
bool W_stall = W_stat in { SADR, SINS, SHLT };
   bool W_bubble = 0;
413
\#/* $end pipe-all-hcl */
415
```

#### 2.3.3 Evaluation

Now, we are going to evaluate the result of part C.

1. Firstly, as shown in the figure below, our modifications do not change the correctness of existing instructions.



2. Secondly, as shown in the figure below, the ncopy file is 948bytes, less than the required 1000bytes.

```
lingzx@ubuntu:-$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe; ./check-len.pl < ncopy
ncopy length = 948 bytes
lingzx@ubuntu:-$ [</pre>
```

3. Thirdly, as shown in the figure below, our implementation of iaddl and leave has survived all ISA checks.

```
lingzx@ubuntu: ~

File Edit View Search Terminal Help
lingzx@ubuntu: ~$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/ptest;
M=/home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/ptee/psim -i
//optest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -i
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 59 ISA Checks Succeed
//test.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
//test.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
//test.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
//htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
//htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -il
Simulating with /home/lingz
```

4. Fourthly, as shown in the figure above, our ncopy function achives an average CPE of 9.89, less than 10.0, which means ncopy performs very well. As expected, the larger the number of elements is, the better the function performs. That is because when there are only several elements, loop unrolling and loose ends increase branch instructions; however, when the number is larger, the reduction of branch instructions caused by loop unrolling becomes remarkable.

```
44 344 7.82

45 351 7.80

46 361 7.85

47 368 7.83

48 368 7.67

49 375 7.65

50 385 7.70

51 392 7.69

52 398 7.65

53 405 7.64

54 415 7.69

55 422 7.67

56 424 7.57

57 431 7.56

58 441 7.60

59 448 7.59

60 454 7.57

61 461 7.56

62 471 7.60

63 478 7.57

64 478 7.47

Average CPE 9.89

Score 60.0/60.0

lingz@ubuntu:-/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe$
```

# 3 Conclusion

# 3.1 Problems

There are many obstacles in the project. And we are going to share some here.

- 1. Firstly, adjustment to new languages. You can never image how we feel when starting the project. It is just like language bombing. Both Y86 and HCL are new to us. And the related resources on the Internet are so poor that we have no idea how to start. However, after days of searching and thinking, we gradually adjust ourselves to the new languages. Y86 is similar to but much simpler than X86 and MIPS familiar to us. As for HCL, though more complex, the project does not require us to fully master it. It is enough if we just known how to make the logic clear. Besides, thanks to CSAPP, we can acquire a lot of related materials in the book.
- 2. Secondly, debugging assembly codes run by pipeline processor. It is amazingly difficult to debug our codes running by a pipeline processor. Just as the pipeline architecture is complex, the procedure of debugging is complex, too. The codes are not finished line by line. An instruction is finished in the M or WB stage and the next several instructions are already on the way. However, this does not both us in the end. Gradually, we learn to examine the contents of states and inputs of different stages and this exactly deepens our understanding of pipeline processors.
- 3. Thirdly, understanding of stack pointer. This is exactly a detail problem. In this semester, we have read a lot of assembly codes but wrote little. The stack is used when passing arguments, saving registers and calling

functions. As written in the given Y86 code examples, the convention is that, on entering a function, we save the base pointer(ebp), and copy the stack pointer(esp) to the base pointer. It takes us a long time to figure out why the address of the first argument is ebp+8. And finally, by carefully observing the contents of the stack, we found when esp is copied to ebp, the stack is pushed twice: one is to save the return address and the other is to save ebp. Also, on the same problem, we spend a long time to debug our rsum function just because we pass an argument when calling the function by pushing the stack BUT forgot to pop the stack to restore the stack pointer after the function is returned.

# 3.2 Achievements

- 1. Firstly, it is great to see we have achieved an average CPE less than 10.0. This a result of our careful design of our logic and implementation. And all of us three members have contributed a lot in the process.
- 2. Secondly, we have successfully implemented leave instruction. Leave is more complicated than iaddl, especially in the pipeline architecture because it involves necessary load-read hazard, but we have implemented it.