Project 1: Optimizing the Performance of a Pipelined Processor

000, x, x-email 001, y, y-email 002, z, z-email

April 29, 2018

1 Introduction

[In this section you should briefly introduce the task in your own words, and what youve done in this project. A simple copy from project1.pdf is not permitted.]

[You should also list the arrangement of each member here. For example, you can write, student-x finished part A and B, student-y finished part C and student-z finished the report (of course we suggest each student to make contributions to coding tasks.)]

2 Experiments

[This is the main part of your report. It includes three parts and in each part, you need to write concretely, logically but not in full details.]

2.1 Part A

2.1.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

2.1.2 Code

[In this part, you should place your code and make it readable in Microsoft Word, please. Writing necessary comments for codes is a good habit.]

2.1.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

2.2 Part B

2.2.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

2.2.2 Code

[In this part, you should place your code and make it readable in Latex, please. Writing necessary comments for codes is a good habit.]

2.2.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

2.3 Part C

2.3.1 Analysis

In this part, we are required to optimize the performance of a function ncopy, which copies the data from source address to destine address and return the number of positive integers contained in the source. And to achieve this goal, optimization of both algorithm and hardware is allowed. So, this part is a test of our overall capability of pipeline architecture.

The performance of the function is evaluated with CPE, so what we need to do is to reduce average CPE as more as possible. The difficulties lie in several aspects below, and we have also figured out the answer.

- 1. What makes the function perform poorly? A: Great number of branch instructions, high cost of computation involving immediate integers and stall penalty from load-read instructions. We are not talking about misprediction penalty of conditional branches but just the proportion of branch instructions that would cost a lot of cycles.
- 2. How can we reduce branch instructions, computation cost and stall penalty? A: Reduce instructions of conditional branches to improve our algorithm, add new instruction(s) to increase support for immediate computation and adjust sequence of some instructions.

- 3. What should we do in software layer? A: Modify ncopy.ys, and apply technique of loop unrolling to reduce number of branch instructions, use instruction(s) that supports immediate computation better when necessary and adjust sequence of some instructions that would cause a data hazard.
- 4. What should we do in hardware layer? A: Modify pipe-full.hcl, and implement logic that supports immediate computation, that is iaddl. (Apart from iaddl, ileave is also implemented here according to the requirement but it is found to be of no use in this part.) Now we will elaborate what we do here.

Firstly, loop unrolling. Technique of loop unrolling reduces the number of branch instructions and thus reduce the number of instructions to execute. We have a loop that performs ncopy of 16 elements. In the primitive version of ncopy every time a number is copied there would be a check whether the loop should be over. Thus, we reduce the number of instructions by 15 every 16 elements, which also means that the CPE could be decreased by about 15/16 with technique of loop unrolling. Also, we need to tie up some loose ends. To achieve better performance, after the 16-element loop, we do the ncopy work with 8, 4, 2 and 1 element(s) successively if there are that many elements left.

Secondly, use iaddl for immediate computation. Decreasing of len and increasing of count, p_src and p_dst are involved with immediate operands. We could have CPE decreased by 2 with this step.

Thirdly, avoid load-read stall penalty. It is easy to find amrmovl x1, x2 instruction followed by a rmmovl x2, x3 instruction, which intends to copy *p_x1 to *p_x3. But since mrmovl is a load instruction and rmmovl needs to read the same register. So, codes like this would cause a penalty of one cycle. In other words, by inserting some other instructions into the two instructions can decrease the CPE approximately by 1.

Fourthly, implementation of iaddl and ileave. Detailed descriptions of iaddl and leave can be seen in the beginning part of seq-full.hcl and pipe-full.hcl. (Although we are talking about implementation of pipeline processor, but the operations of the two instructions are similar to that of a sequence processor) . iaddl, which adds an immediate operand to a register, can be accomplished by combination of irmovl and addl. leave, which decrease stack pointer and load data to base pointer register memory addressed by itself, can be accomplished y combination of mrmovl and popl. Inspired by instructions similar to them, we could modify the hcl file properly. Here are some further details. Iaddl: instr_vali, need_regids, need_valC, d_srcB = D_rB, d_dstE = D_rB, aluA = valC, aluB = valB, set_cc. leave: instr_vali, need_regids, d_srcA = REBP, d_dstE = RESP, d_dstM = REBP, aluA = E_valA, aluB = 4, mem_addr = M_valA, mem_read, F_stall, D_stall, D_bubble, E_bubble. Using iaddl instruction can also reduce CPE by about 2.

2.3.2 Code

• ncopy.ys

```
_{1} #/* $begin\ ncopy-ys\ */
 # 948 bytes < 1000 bytes
3 # Average CPE = 9.89
 # The trick used in the ncopy function is loop unrolling.
# 1. Fisrt we iteratively 'ncopy' 16 elements until there are
     fewer
6 # than 16 elements left.
  # 2. Then check if left elements are more than 8, and if so,
  # we 'ncopy' 8 elements.
# 3. Repeat procedure 2 by checking and 'ncopy' 4, 2, 1 element (
     s).
# The modifications above reduces number of condition branch
# instructions, and thus improve the performance of CPU.
  # Also, some sequences of instructions are modified.
# Src-plus and count-plus instructions are inserted between
# some mrmovl and rmmovl instructions to avoid a stalling
  # due to data hazard.
16
# ncopy.ys - Copy a src block of len ints to dst.
 # Return the number of positive ints (>0) contained in src.
19 #
20 # Include your name and ID here.
21 #
# Describe how and why you modified the baseline code.
24
  # Do not modify this portion
25
# Function prologue.
  ncopy: pushl %ebp
                        # Save old frame pointer
27
     rrmovl %esp,%ebp
                      # Set up new frame pointer
28
     pushl %esi
                   # Save callee-save regs
29
      pushl %ebx
30
      pushl %edi
31
     mrmovl 8(%ebp),%ebx # src
      mrmovl 16(\%ebp),\%edx # len
33
      mrmovl 12(%ebp),%ecx
                            # dst
34
35
37
  # You can modify this portion
  xorl %eax, %eax
                   \# count = 0;
38
39
  ################# Iteratively 'ncopy' 16 elements until
40
     ################## fewer than 16 elements left.
     Loop5: iaddl $-16,\%edx \# len = 16 > 0?
42
     jl Loop4
                    # if so, goto Loop:
43
44
      mrmovl (%ebx), %esi # read val from src...
45
     andl %esi , %esi  # val <= 0?
jle Npos51  # if so , goto Npos:
46
      jle Npos51
iaddl $1, %eax
47
                      # count++
  Npos51: rmmovl %esi , (%ecx) \# ...and store it to dst
49
```

```
mrmovl 4(%ebx), %esi # read val from src...
          52
53
54
    Npos52: rmmovl %esi, 4(%ecx) # ...and store it to dst
55
56
          57
58
          jle Npos53  # if so, goto Npos:
iaddl $1, %eax  # count++
59
60
    Npos53: rmmovl %esi, 8(%ecx) # ...and store it to dst
62
          mrmovl 12(%ebx), %esi # read val from src...
63
          andl %esi , %esi  # val <= 0?
jle Npos54  # if so , goto Npos:
iaddl $1 , %eax  # count++
64
65
66
    Npos54: rmmovl %esi , 12(\%ecx) # ...and store it to dst
67
68
          mrmovl 16(%ebx), %esi # read val from src...
69
    andl %esi , %esi  # val <= 0?

jle Npos55  # if so, goto Npos:
iaddl $1, %eax  # count++

Npos55: rmmovl %esi, 16(%ecx) # ...and store it to dst
70
71
72
73
74
          mrmovl~20(\%ebx)\;,~\%esi~~\#~read~val~from~src\dots
75
    mrmovi 20(%ebx), %esi  # read var nom sic...

andl %esi, %esi  # val <= 0?

jle Npos56  # if so, goto Npos:
iaddl $1, %eax  # count++

Npos56: rmmovl %esi, 20(%ecx) # ...and store it to dst
76
 77
78
79
80
          81
82
    jle Npos57 # if so, goto Npos:
iaddl $1, %eax # count++
Npos57: rmmovl %esi, 24(%ecx) # ...and store it to dst
83
84
85
86
          mrmovl 28(\%ebx), \%esi # read val from src...
87
    andl %esi, %esi  # val <= 0?
jle Npos58  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos58: rmmovl %esi, 28(%ecx) # ...and store it to dst
88
89
90
91
92
   mrmovl 32(%ebx), %esi  # read val from src...
andl %esi, %esi  # val <= 0?
jle Npos59  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos59: rmmovl %esi, 32(%ecx)  # ...and store it to dst
94
95
96
97
98
          mrmovl 36(\%ebx), \%esi # read val from src...
99
    andl %esi , %esi  # val <= 0?

jle Npos510  # if so , goto Npos:

iaddl $1, %eax  # count++

Npos510:rmmovl %esi , 36(%ecx)  # ...and store it to dst
100
101
103
104
          106
          jle Npos511 # if so, goto Npos:
107
```

```
iaddl $1, %eax
                              # count++
108
   Npos511:rmmovl %esi, 40(%ecx) # ...and store it to dst
109
110
        mrmovl 44(\%ebx), \%esi # read val from src...
        andl %esi, %esi  # val <= 0?
jle Npos512  # if so, goto Npos:
112
        iaddl $1, %eax # count++
114
Npos512:rmmovl %esi , 44(\%ecx) # ...and store it to dst
116
        mrmovl 48(%ebx), %esi # read val from src...
117
        andl %esi, %esi  # val <= 0?
jle Npos513  # if so, goto Npos:
118
119
iaddl $1, %eax # count++
Npos513:rmmovl %esi, 48(%ecx) # ...and store it to dst
        mrmovl 52(\%ebx), \%esi # read val from src...
123
   andl %esi , %esi  # val <= 0?
    jle Npos514  # if so, goto Npos:
    iaddl $1, %eax  # count++
    Npos514:rmmovl %esi, 52(%ecx) # ...and store it to dst
124
126
127
128
        mrmovl 56(%ebx), %esi # read val from src...
129
   andl %esi , %esi  # val <= 0?

jle Npos515  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos515:rmmovl %esi , 56(%ecx)  # ...and store it to dst
130
131
132
133
134
        mrmovl 60(\%ebx), \%esi # read val from src...
135
        iaddl 64,%ebx # src+=16 rmmovl %esi , 60(%ecx) # ...and store it to dst
136
        andl %esi , %esi  # val <= 0?
jle Npos516  # if so , goto Npos:
138
139
144
145
146
### Check if left elements are more than 8, and if so,
151
        mrmovl (%ebx), %esi # read val from src...
andl %esi , %esi  # val <= 0?

jle Npos41  # if so , goto Npos:

iaddl $1 , %eax  # count++

Npos41: rmmovl %esi , (%ecx) # ...and store it to dst
157
        mrmovl 4(%ebx), %esi # read val from src...
158
```

```
163
          mrmovl 8(%ebx), %esi # read val from src...
164
    andl %esi , %esi  # val <= 0?

jle Npos43  # if so, goto Npos:

iaddl $1, %eax  # count++

Npos43: rmmovl %esi , 8(%ecx)  # ...and store it to dst
165
166
167
168
169
   mrmovl 12(%ebx), %esi  # read val from src...
andl %esi, %esi  # val <= 0?
jle Npos44  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos44: rmmovl %esi, 12(%ecx) # ...and store it to dst
170
171
174
175
          mrmovl 16(\%ebx), \%esi # read val from src...
176
    andl %esi , %esi  # val <= 0?

jle Npos45  # if so , goto Npos:
iaddl $1, %eax  # count++
Npos45: rmmovl %esi , 16(%ecx)  # ...and store it to dst
177
178
179
180
181
          mrmovl 20(%ebx), %esi # read val from src...
182
          andl %esi , %esi  # val <= 0?

jle Npos46  # if so, goto Npos:

iaddl $1, %eax  # count++
183
184
185
    Npos46: rmmovl %esi , 20(\%ecx) # ...and store it to dst
187
          mrmovl 24(%ebx), %esi # read val from src...
188
          andl %esi , %esi  # val <= 0?
jle Npos47  # if so , goto Npos:
iaddl $1, %eax  # count++
189
190
191
    Npos47: rmmovl %esi , 24(\%ecx) # ...and store it to dst
192
193
          mrmovl 28(%ebx), %esi # read val from src...
194
          iaddl $32,\%ebx \# src+=8 rmmovl \%esi , 28(\%ecx) \# ... and store it to dst
195
196
          andl %esi, %esi  # val <= 0?
jle Npos48  # if so, goto Npos:
197
198
    iaddl $1, %eax # count++
Npos48: iaddl $32,%ecx # dst+=8
200
        iaddl $-8,%edx
201
202 ######## End of 8-element checking and 'ncopy ##########
203
204
205 ### Check if left elements are more than 4, and if so,
        ##########
   ### we 'ncopy' 4 elements. ######
Loop3: iaddl $4,%edx # len-=4 > 0 ?
                                                      207
                          # if so, goto Loop:
         jl Loop2
208
209
          mrmovl (%ebx), %esi # read val from src...
210
          andl %esi , %esi  # val <= 0?
jle Npos31  # if so , goto Npos:
iaddl $1 , %eax  # count++
211
212
213
Npos31: rmmovl %esi, (%ecx) # ...and store it to dst
215
          216
217
218
          jle Npos32 # if so, goto Npos:
```

```
iaddl $1, %eax
                            # count++
219
   Npos32: rmmovl %esi , 4(%ecx) \# ...and store it to dst
220
221
       mrmovl \ 8(\%ebx) \;, \; \%esi \qquad \# \; read \; \; val \; \; from \; \; src \dots
222
       andl %esi , %esi  # val <= 0?

jle Npos33  # if so, goto Npos:

iaddl $1, %eax  # count++
223
224
225
   Npos33: rmmovl %esi, 8(%ecx) # ...and store it to dst
227
       mrmovl 12(%ebx), %esi # read val from src...
228
        iaddl $16,%ebx # src++++++
229
       rmmovl %esi, 12(%ecx) # ...and store it to dst
230
        \quad \text{andl \%esi , \%esi} \qquad \text{$\#$ val $<=$ 0?}
231
   jle Npos34 # if so, goto Npos:
iaddl $1, %eax # count++
Npos34: iaddl $16,%ecx # dst+++++++
232
233
234
       iaddl $-4,\%edx
235
236 ######## End of 4-element checking and 'ncopy #########
237
238
239 ### Check if left elements are more than 2, and if so,
       ##########
  241
242
243
       andl %esi , %esi  # val <= 0?
jle Npos21  # if so , goto Npos:
245
   iaddl $1, %eax # count++
Npos21: rmmovl %esi, (%ecx) # ...and store it to dst
246
247
       mrmovl 4(%ebx), %esi # read val from src...
iaddl $8,%ebx # src++++
248
249
       rmmovl %esi, 4(%ecx) # ...and store it to dst
250
       andl %esi , %esi  # val <= 0?

jle Npos22  # if so, goto Npos:
iaddl $1, %eax  # count++
251
252
253
  Npos22: iaddl $8, %ecx # dst++++
255
       iaddl $-2,\%edx
257
258
  ### Check if left elements are more than 1, and if so,
       #########
  260
261
262
       mrmovl (%ebx), %esi # read val from src...
263
       iaddl $4,%ebx # src++
264
       rmmovl %esi , (%ecx) # ...and store it to dst
265
       andl %esi , %esi  # val <= 0?
jle Done  # if so , goto Npos:
iaddl $1 , %eax  # count++
266
267
268
270
# Do not modify the following section of code
272 # Function epilogue.
```

```
popl %edi
                           # Restore callee-save registers
274
      popl %ebx
275
      popl %esi
276
      rrmovl %ebp, %esp
277
      popl %ebp
278
      ret
279
  280
  # Keep the following label at the end of your function
  End:
282
  \#/* $end ncopy-ys */
283
284
285
```

• pipe-full.hcl

```
_{1}|\#/* $begin pipe-all-hcl */
 HCL Description of Control for Pipelined Y86 Processor
     Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
 #
 ## Your task is to implement the iaddl and leave instructions
 ## The file contains a declaration of the icodes
## for iaddl (IIADDL) and leave (ILEAVE).
 ## Your job is to add the rest of the logic to make it work
13
 Leader's name and ID.
14
 15
#Descriptions:
# Both instructions leave and iaddl are implemented here,
    which are#
  similar to those of 'seq'.
 # For iaddl/IIADDL, the work is almost the same as that of '
  \sec{} ' # version. The difference is that information, such as source
  register or destine register is acquired from pipeline
 #
21
    registers.#
   (It's very lucky to see all forwarding logic has already
 #
    been #
 # implmeneted)
   For leave/ILEAVE, the work is more complicated. Since this
24
    is a #
 # load instruction, attention must be paid to avoidance of
    data #
 # hazards. By careful analysis, we decide that ILEAVE can be
 # grouped with IMRMOVL, IPOPL when coping with data hazards,
    which #
# largely reduced complexity of the job.
30 #iaddl Details:
```

```
31 # 1.instr_valid
32 # 2.need_regids
                                          #
  # 3.need_valC
                                          #
33
                                          #
 # 4.d_srcB - D_rB
34
35 # 5.d_dstE - D_rB
                                          #
36 # 6.aluA - valC
                                          #
 # 7. aluB - valB
                                          #
37
38 # 8.set_cc
                                      #
39 #leave Details:
                                          #
  # 1.instr_vali
                                          #
40
41 # 2.need_regids
                                          #
# 3.d_srcA - REBP

# 4.d_dstE - RESP
                                          #
                                          #
44 # 5.d_dstM - REBP
                                          #
# 6.aluA - E_valA
46 # 7.aluB - 4
                                          #
                                          #
 # 8.mem_addr - M_valA
47
48 # 9. mem_read
                                          #
  # 10.F_stall
                                          #
                                          #
50 # 11. D_stall
51 # 12. D_bubble
                                          #
 # 13.E_bubble
52
 53
 56
      C Include's. Don't alter these
          #
  59
  quote '#include <stdio.h>'
quote '#include "isa.h"'
quote '#include "pipeline.h"'
60
62
  quote "#include "prperine.n"
quote '#include "stages.h"'
quote '#include "sim.h"'
quote 'int sim_main(int argc, char *argv[]);'
65
  quote 'int main(int argc, char *argv[]) {return sim_main(argc,
     argv);}'
67
  Declarations. Do not change/remove/delete any of these
69
         #
  71
  ##### Symbolic representation of Y86 Instruction Codes
     intsig INOP
                 , I_NOP
73
               'I_HALT'
  intsig IHALT
  intsig IRRMOVL 'LRRMOVL'
  intsig IIRMOVL
                 'I_IRMOVL'
  intsig IRMOVL 'LIRMOVL' intsig IRMOVL'
  intsig IMRMOVL 'LMRMOVL'
  intsig IOPL 'I_ALU' intsig IJXX 'I_JMP'
80
  intsig ICALL 'I_CALL' intsig IRET 'I_RET'
  intsig IPUSHL 'I_PUSHL'
```

```
84 intsig IPOPL
                  'I_POPL'
# Instruction code for iaddl instruction
   intsig IIADDL
                  'I_IADDL'
  # Instruction code for leave instruction
87
                  'I_LEAVE'
  intsig ILEAVE
89
  ##### Symbolic representaions of Y86 function codes
90
       #####
   intsig FNONE
                  'F_NONE'
                                 # Default function code
91
92
  ##### Symbolic representation of Y86 Registers referenced
       #####
                  'REG_ESP'
   intsig RESP
                                      # Stack Pointer
   intsig REBP
                  'REG_EBP'
                                      # Frame Pointer
95
   intsig RNONE
                                      # Special value
                  'REG_NONE'
96
      indicating "no register"
  ##### ALU Functions referenced explicitly
98
      intsig ALUADD
                   'A_ADD'
                                  # ALU should add its
99
      {\it arguments}
  ##### Possible instruction status values
       ######
   intsig SBUB 'STAT_BUB'
                         # Bubble in stage
102
   intsig SAOK 'STAT_AOK'
                          # Normal execution
   intsig SADR 'STAT_ADR'
                          # Invalid memory address
   intsig SINS 'STAT_INS'
                         # Invalid instruction
105
   intsig SHLT 'STAT_HLT'
106
                         # Halt instruction encountered
107
  \#\#\#\# Signals that can be referenced by control logic
108
      ##### Pipeline Register F
      # Predicted value of PC
   intsig F_predPC 'pc_curr->pc'
113
  ##### Intermediate Values in Fetch Stage
114
      115
                    'imem_icode'
   intsig imem_icode
                                      # icode field from
116
      instruction memory
   intsig imem_ifun 'imem_ifun'
                                      # ifun field from
117
      instruction memory
   intsig f_icode 'if_id_next->icode'
                                      # (Possibly modified)
118
      instruction code
                   'if_id_next ->ifun '
                                      # Fetched instruction
   intsig f_ifun
119
      function
                  'if_id_next ->valc'
                                      # Constant data of
   intsig f_valC
120
      fetched instruction
   intsig f_valP 'if_id_next->valp'
                                      # Address of following
      instruction
   boolsig imem_error 'imem_error'
                                      # Error signal from
      instruction memory
   boolsig instr_valid 'instr_valid'
                                      # Is fetched instruction
      valid?
```

```
124
125 ##### Pipeline Register D
      intsig D_icode 'if_id_curr->icode'
                                     # Instruction code
   intsig D_rA 'if_id_curr->ra'
                                       # rA field from
      instruction
   intsig D_rB 'if_id_curr->rb'
                                      # rB field from
128
      instruction
   intsig D_valP 'if_id_curr ->valp'
                                     # Incremented PC
130
  ##### Intermediate Values in Decode Stage
      intsig d_srcA
                   'id_ex_next->srca' # srcA from decoded
133
      instruction
                   'id_ex_next->srcb' # srcB from decoded
   intsig d_srcB
      instruction
   intsig d_rvalA 'd_regvala'
                                 # valA read from register
      file
   intsig d_rvalB 'd_regvalb'
                                  # valB read from register
136
      file
137
  ##### Pipeline Register E
138
      intsig E_icode
                  'id_ex_curr ->icode'
                                       # Instruction code
139
   intsig E_ifun 'id_ex_curr->ifun'
                                       # Instruction function
140
                 'id_ex_curr ->valc'
   intsig E_valC
                                       # Constant data
   intsig E_srcA
                  'id_ex_curr -> srca '
                                       # Source A register ID
142
                 'id_ex_curr ->vala'
   intsig E_valA
                                       # Source A value
143
   intsig E_srcB 'id_ex_curr -> srcb'
                                       # Source B register ID
144
   intsig E_valB
                 'id_ex_curr -> valb '
                                       # Source B value
145
   intsig E_dstE 'id_ex_curr->deste'
                                       # Destination E register
     ID
   intsig E_dstM 'id_ex_curr->destm'
147
                                     # Destination M register
      ID
148
  ##### Intermediate Values in Execute Stage
     intsig e_valE 'ex_mem_next->vale'
                                    # valE generated by ALU
150
  boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
intsig e_dstE 'ex_mem_next->deste' # dstE (possibly
152
      modified to be RNONE)
154 #### Pipeline Register M
      intsig M_stat 'ex_mem_curr->status'
                                         # Instruction status
155
   intsig M_icode 'ex_mem_curr->icode' # Instruction code
156
  intsig M_ifun 'ex_mem_curr->ifun' # Instruction function intsig M_valA 'ex_mem_curr->vala' # Source A value
157
158
  intsig M_dstE 'ex_mem_curr->deste'
                                      # Destination E register
      ID
   intsig M_valE 'ex_mem_curr->vale'
                                          # ALU E value
160
   intsig M_dstM 'ex_mem_curr->destm' # Destination M register
      ID
   boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
162
   boolsig dmem_error 'dmem_error' # Error signal from
      instruction memory
```

```
164
165 ##### Intermediate Values in Memory Stage
      # valM generated by memory
  intsig m_valM 'mem_wb_next->valm'
  intsig m_stat 'mem_wb_next->status' # stat (possibly modified
      to be SADR)
168
169 ##### Pipeline Register W
      intsig W_stat 'mem_wb_curr->status'
                                      # Instruction status
  intsig W_icode 'mem_wb_curr->icode ' # Instruction code
171
  intsig W_dstE 'mem_wb_curr->deste' # Destination E register
     ID
  intsig W_valE
               'mem_wb_curr->vale '
                                      # ALU E value
173
  intsig W_dstM 'mem_wb_curr->destm' # Destination M register
174
     ID
  intsig W_valM
                'mem_wb_curr->valm' # Memory M value
175
176
177
  178 #
       Control Signal Definitions.
  180
  ################### Fetch Stage
181
      182
  ## What address should instruction be fetched at
183
184
  int f_pc = [
      # Mispredicted branch. Fetch at incremented PC
185
      M_icode == IJXX && !M_Cnd : M_valA;
186
      # Completion of RET instruction.
187
      W_{icode} = IRET : W_{valM};
188
      # Default: Use predicted value of PC
189
      1 : F_predPC;
190
191
  ];
192
193 ## Determine icode of fetched instruction
  int f_{icode} = [
      imem_error : INOP;
195
      1: imem_icode;
196
  ];
197
198
199
  # Determine ifun
  int f_ifun = [
200
      imem_error : FNONE;
201
202
      1: imem_ifun;
  1;
203
204
  # Is instruction valid?
  bool instr_valid = f_icode in
206
      { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL,
207
       ILEAVE,
       IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
208
# Determine status code for fetched instruction
```

```
_{211} int f_{-}stat = [
212
       imem_error: SADR;
       !instr_valid : SINS;
213
       f_{icode} = IHALT : SHLT;
214
215
       1 : SAOK;
216
217
  # Does fetched instruction require a regid byte?
   bool need_regids =
219
       f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,
220
                 IIRMOVL, IRMMOVL, IMRMOVL };
221
222
223
   # Does fetched instruction require a constant word?
224 bool need_valC =
       f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL,
225
       IIADDL };
226
  # Predict next value of PC
227
228
   int f_predPC =
       f_icode in { IJXX, ICALL } : f_valC;
229
230
       1 : f_valP;
231
   ];
232
  ########### Decode Stage
       234
235
## What register should be used as the A source?
237
   int d_srcA = [
       D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D_rA;
238
       D_icode in { IPOPL, IRET } : RESP;
D_icode in { ILEAVE } : REBP;
240
       1 : RNONE; # Don't need register
241
242
243
## What register should be used as the B source?
   int d_{srcB} = [
       D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D_rB; D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
246
247
248
       1 : RNONE; # Don't need register
   ];
249
250
  ## What register should be used as the E destination?
   int d_dstE = [
252
       D_icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL} : D_rB;
253
       254
       1 : RNONE; # Don't write any register
255
256
257
  ## What register should be used as the M destination?
258
   int d_dstM = [
       D_icode in { IMRMOVL, IPOPL } : D_rA; D_icode in { ILEAVE } : REBP;
260
261
       1 : RNONE; # Don't write any register
262
263
## What should be the A value?
```

```
## Forward into decode stage for valA
267
   int d_valA = [
        D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
268
       d_srcA == e_dstE : e_valE;
                                        # Forward valE from execute
269
       d\_srcA == M\_dstM : m\_valM;
                                        # Forward valM from memory
270
       d_srcA == M_dstE : M_valE;
                                        # Forward valE from memory
271
                                        # Forward valM from write
       d\_srcA == W\_dstM : W\_valM;
272
       back
       d_{srcA} = W_{dstE} : W_{valE};
                                        # Forward valE from write
273
       back
       1 : d_rvalA; # Use value read from register file
   ];
275
276
   int d_valB = [
277
       d\_srcB == e\_dstE : e\_valE;
                                        # Forward valE from execute
278
279
       d\_srcB = M\_dstM : m\_valM;
                                        # Forward valM from memory
                                        # Forward valE from memory
       d_srcB == M_dstE : M_valE;
280
                                        # Forward valM from write
       d\_srcB = W\_dstM : W\_valM;
281
       back
       d_{srcB} = W_{dstE} : W_{valE};
                                        # Forward valE from write
282
       1 : d_rvalB; # Use value read from register file
283
284
285
  ########### Execute Stage
286
       ## Select input A to ALU
288
   int aluA = [
289
        290
       <code>E_icode</code> in { <code>IIRMOVL</code>, <code>IRMMOVL</code>, <code>IMRMOVL</code>, <code>IIADDL</code> } : <code>E_valC</code>; <code>E_icode</code> in { <code>ICALL</code>, <code>IPUSHL</code> } : -4;
291
292
       E_icode in { IRET, IPOPL } : 4;
293
       # Other instructions don't need ALU
294
295
296
  ## Select input B to ALU
   int aluB = [
298
       {\tt E\_icode~in~\{~IRMMOVL,~IMRMOVL,~IOPL,~ICALL,}\\
299
300
                 IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
       301
302
       # Other instructions don't need ALU
303
   ];
304
305
  ## Set the ALU function
306
   int alufun = [
307
       E_icode = IOPL : E_ifun;
308
       1 : ALUADD;
309
310
311
312 ## Should the condition codes be updated?
   bool set_cc = (E_icode in {IOPL, IIADDL } ) &&
313
       # State changes only during normal operation
314
       !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS
315
       , SHLT };
316
```


```
## Generate valA in execute stage
_{318} int _{e}-valA = _{e}-valA;
                        # Pass valA through stage
319
  ## Set dstE to RNONE in event of not-taken conditional move
320
  int e_dstE = [
      E_icode = IRRMOVL && !e_Cnd : RNONE;
322
      1 : E_dstE;
323
  ];
324
325
  ############### Memory Stage
326
      327
328
  ## Select memory address
329 int mem_addr =
      330
331
      M_icode in { ILEAVE } : M_valA;
332
      # Other instructions don't need address
333
334
335
336 ## Set read control signal
  bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
337
338
339 ## Set write control signal
bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
341
\#/* $begin pipe-m_stat-hcl */
343 ## Update the status
344
  int m_stat = [
      dmem_error : SADR;
345
      1 : M_stat;
346
347
\#/* \$end pipe-m\_stat-hcl */
349
  ## Set E port register ID
int w_dstE = W_dstE;
353 ## Set E port value
int w_valE = W_valE;
355
356 ## Set M port register ID
  int w_dstM = W_dstM;
357
359 ## Set M port value
  int w_valM = W_valM;
360
361
362 ## Update processor status
  int Stat = [
363
      W_stat = SBUB : SAOK;
364
      1 : W_stat;
365
366
  ];
367
368 ############# Pipeline Register Control
      # Should I stall or inject a bubble into Pipeline Register F?
# At most one of these can be true.
```

```
bool F_bubble = 0;
373
   bool F<sub>stall</sub> =
       # Conditions for a load/use hazard
374
        E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                          #Dst value
375
        generated after M stage
         E_dstM in { d_srcA , d_srcB } ||
                                                #but D needs the
376
        registers
        # Stalling at fetch while ret passes through pipeline
377
        IRET in { D_icode, E_icode, M_icode };
378
379
   # Should I stall or inject a bubble into Pipeline Register D?
   # At most one of these can be true.
381
382
   bool D_stall =
       # Conditions for a load/use hazard
383
        E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                          #Dst value
384
        generated after M stage
        E_dstM in { d_srcA, d_srcB };
                                               #but E needs the
385
        registers
386
   bool D_bubble =
387
       # Mispredicted branch
388
        (E_icode == IJXX && !e_Cnd) ||
389
       # Stalling at fetch while ret passes through pipeline
390
       # but not condition for a load/use hazard
!(E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in {
d_srcA, d_srcB }) &&
IRET in { D_icode, E_icode, M_icode };
391
392
393
394
395
   # Should I stall or inject a bubble into Pipeline Register E?
# At most one of these can be true.
   bool E_stall = 0;
397
   bool E_bubble =
       # Mispredicted branch
399
        (E_icode == IJXX && !e_Cnd) ||
400
       # Conditions for a load/use hazard
401
        {\tt E\_icode\ in\ \{\ IMRMOVL,\ IPOPL,\ ILEAVE\ \}\ \&\&}
402
         E_dstM in { d_srcA, d_srcB};
403
404
# Should I stall or inject a bubble into Pipeline Register M?
# At most one of these can be true.
   bool M_{\text{-stall}} = 0;
407
   # Start injecting bubbles as soon as exception passes through
       memory stage
   bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in {
    SADR, SINS, SHLT };
409
410
# Should I stall or inject a bubble into Pipeline Register W?
bool W_stall = W_stat in { SADR, SINS, SHLT };
bool W_bubble = 0;
\#/* $end pipe-all-hcl */
```

2.3.3 Evaluation

Now, we are going to evaluate the result of part C.

1. Firstly, as shown in the figure below, our modifications do not change the correctness of existing instructions.



2. Secondly, as shown in the figure below, the ncopy file is 948bytes, less than the required 1000bytes.

```
lingzx@ubuntu:-$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe; ./check-len.pl < ncopy
ncopy length = 948 bytes
lingzx@ubuntu:-$ [</pre>
```

3. Thirdly, as shown in the figure below, our implementation of iaddl and leave has survived all ISA checks.

```
lingzx@ubuntu: ~

File Edit View Search Terminal Help
lingzx@ubuntu: ~$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/ptest;
M=/home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/ptee/psim -i
//optest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -i
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 59 ISA Checks Succeed
//test.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
//test.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
//test.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
//htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
//htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -il
Simulating with /home/lingz
```

4. Fourthly, as shown in the figure above, our ncopy function achives an average CPE of 9.89, less than 10.0, which means ncopy performs very well. As expected, the larger the number of elements is, the better the function performs. That is because when there are only several elements, loop unrolling and loose ends increase branch instructions; however, when the number is larger, the reduction of branch instructions caused by loop unrolling becomes remarkable.

3 Conclusion

3.1 Problems

There are many obstacles in the project. And we are going to share some here.

- 1. Firstly, adjustment to new languages. You can never image how we feel when starting the project. It is just like language bombing. Both Y86 and HCL are new to us. And the related resources on the Internet are so poor that we have no idea how to start. However, after days of searching and thinking, we gradually adjust ourselves to the new languages. Y86 is similar to but much simpler than X86 and MIPS familiar to us. As for HCL, though more complex, the project does not require us to fully master it. It is enough if we just known how to make the logic clear. Besides, thanks to CSAPP, we can acquire a lot of related materials in the book.
- 2. Secondly, debugging assembly codes run by pipeline processor. It is amazingly difficult to debug our codes running by a pipeline processor. Just as the pipeline architecture is complex, the procedure of debugging is complex, too. The codes are not finished line by line. An instruction is finished in the M or WB stage and the next several instructions are already on the way. However, this does not both us in the end. Gradually, we learn to examine the contents of states and inputs of different stages and this exactly deepens our understanding of pipeline processors.
- 3. Thirdly, understanding of stack pointer. This is exactly a detail problem. In this semester, we have read a lot of assembly codes but wrote little. The stack is used when passing arguments, saving registers and calling

functions. As written in the given Y86 code examples, the convention is that, on entering a function, we save the base pointer(ebp), and copy the stack pointer(esp) to the base pointer. It takes us a long time to figure out why the address of the first argument is ebp+8. And finally, by carefully observing the contents of the stack, we found when esp is copied to ebp, the stack is pushed twice: one is to save the return address and the other is to save ebp. Also, on the same problem, we spend a long time to debug our rsum function just because we pass an argument when calling the function by pushing the stack BUT forgot to pop the stack to restore the stack pointer after the function is returned.

3.2 Achievements

- 1. Firstly, it is great to see we have achieved an average CPE less than 10.0. This a result of our careful design of our logic and implementation. And all of us three members have contributed a lot in the process.
- 2. Secondly, we have successfully implemented leave instruction. Leave is more complicated than iaddl, especially in the pipeline architecture because it involves necessary load-read hazard, but we have implemented it.