Project 1: Optimizing the Performance of a Pipelined Processor

515021910302, Chacha Chen, chachachen1997@gmail.com 001, Yifeng Gao, y-email 002, Zhixin Ling, z-email, group leader

April 29, 2018

1 Introduction

Throughout this lab, we learned about the design and implementation of a pipelined Y86 processor, optimizing both it and a benchmark program to maximize performance. After this lab, not only did we all have a keen appreciation for the interactions between code and hardware that affect the performance of your programs, but also became more familier with linux operations and computer architecture etc.

In part A, we implemented 3 basic functions using assembly language and in part B,.....in part C......

Arrangement: [You should also list the arrangement of each member here. For example, you can write, "student-x finished part A and B, student-y finished part C and student-z finished the report" (of course we suggest each student to make contributions to coding tasks.)]

2 Experiments

The experiment includes 3 parts.

2.1 Part A

2.1.1 Analysis

- **sum.ys** is a program that iteratively sums the elements of a linked list.

 The basic idea is that we use a conditional jump in a loop which iteratively check whether the next element is equal to zero and if not add up the value to the sum.
 - In init part, the stack structure is set up, then the program jumps to Main function, and finally halts.

- In Main, we first store the first element to the stack before a call to function sum list.
- In sum_list function, we first do the conventions which saves a copy of initial %ebp and set %ebp to the beginning of the stack frame.
 Then we initialize the sum=0, and the go to a loop which iteratively add up elements' value into our sum.
- In loop: firstly, the element pointed to is added and then, we increment the pointer address which make it points to the next element.
 If the next element is equal to zero, jump to done, otherwise loop agian.
- In done: we resume the %esp and %ebp to the initial value set in init part. Then we can safely let Main function return.
- rsum.ys is a program that recursively sums the elements of a linked list.

 This most of the code is similar to the code in sum.ys, except that it should use a function rsum list that recursively sums a list of numbers.
 - In rsum_list, the key idea is that we use %eax to store the iterative temporary sum meanwhile store the value of the current element in %edx. Also, a very important point is that we should store the address of the next element(if it is not zero) always in 8(%ebp), such that in every recursive step, we always update the desired element, which in this case we update element[i+1] with the sum of all elements from i+1 to the end.
- **copy.ys** copies a block of words from one part of memory to another (non-overlapping area) area of memory, computing the checksum (Xor) of all the words copied.
 - The initialization step is similar to the above implementations.
 - In Main: firstly, the store the src, dest and len into main function stack frame for future use. After these preliminaries, copy block function is called. After returning from copy block, we need to resume the esp and ebp to the initial value set in init part and this is done by "done" function part as similar to above implementations. Finally Main function is returned.
 - copy_block: In copy block, firstly we do the conventions like saving a copy of caller's ebp and set ebp to the beginning of copy block 's stack frame. Then we use 3 registers %ebx %ecx, %esi to store temporary needed values for iteration. Also, %eax, the stored length, is subtracted by 1 and a conditional jump instruction was added to terminated the loop when the length is equal to zero. In each iteration, we copy the value stored in the current source block to the current destination block. The addresses of both is calculated by a

increment factor %esi added to the current address(%edx for src and %ebc for dest).

Finally, we resume the esp and ebp and return.

2.1.2 Code

• sum.ys

```
#Execution begins at address 0
                               #start address for all Y86 programs
       . pos
   Init:
       \begin{array}{ll} irmovl & Stack \,, \,\, \%esp \\ irmovl & Stack \,, \,\, \%ebp \end{array}
                                   #Initialize stack pointer
                                   #Initialize base pointer
       jmp Main
       halt
   . align
                               #Elements initialization
   ele1:
10
            .long 0x00a
            .long ele2
12
   ele2:
13
            .long 0x0b0
14
            .long ele3
15
   ele3:
16
            .long 0xc00
17
            .long 0
18
19
20 Main:
            irmovl
                    ele1,%esi
                                   #starting pointer
21
            pushl
                     %esi
22
            call sum_list
23
24
            halt
25
   sum_list:
            pushl
                     %ebp
28
            rrmovl
                     %esp, %ebp #read the stack pointer
                     8(%ebp),%ebx #ebx = start pointer ele1
29
            mrmovl
                     $0,%eax
                                  #sum=0
            irmovl
30
                 mrmovl (%ebx),%edx #The element
   loop:
            addl
                     %edx,%eax
32
                     4(%ebx), %esi
            \operatorname{mrmovl}
                                        #4(%ebx) is address of next node
33
                     %esi, %esi #if %esi=zero,jump to done
            andl
34
                            #If the pointer points to zero, return
35
            jе
                     done
                     %esi,%ebx
36
            rrmovl
                     %et
loop
%esi
37
            jmp
38
   done:
                 popl
                                        #restore the registers
                     %edx
39
            popl
            popl
                     \%ebx
40
                     %ebp, %esp
41
            rrmovl
            popl
42
                     %ebp
            \operatorname{ret}
#stack starts here and grows to lower addresses
45
            . pos
                     0x400
   Stack:
46
47
```

• rsum.ys

```
#Execution begins at address 0
       .\,\mathrm{pos}
   Init:
                Stack\,,\,\,\%esp
                                  #Initialize stack pointer
       irmovl
       irmovl
                Stack, %ebp
                Main
       jmp
       halt
   .align 4
   ele1:
            .long 0x00a
11
            .long ele2
12
   ele2:
13
            .long 0x0b0
14
15
            .long ele3
   ele3:
16
17
            .long 0xc00
            .long 0
18
19
20
21 Main:
22
            irmovl
                    ele1,%esi
                                  #p_ele1
            pushl
                    %esi
23
24
            xorl
                    %eax, %eax #set eax=0
            call rsum_list
25
26
            halt
27
   rsum_list:
28
            pushl
                    %ebp
29
                    %esp, %ebp #read the stack pointer
30
            rrmovl
                     %ebx
                                  #save ebx
31
            pushl
32
            pushl
                    %ecx
                                  #save ecx
                    %edx
                                  #save edx
            pushl
33
           pushl
                    %esi
                                  #save esi
34
                     8(%ebp),%edx
35
           \operatorname{mrmovl}
                                      #edx=p_ele[i]
                     0(%edx),%eax
                                      #eax=ele[i]
36
           mrmovl
37
           \operatorname{mrmovl}
                     4(%edx),%ebx
                                     \#ebx=p_ele[i+1]
                     %ebx, %ebx #if p_ele[i+1] == 0
           andl
38
            jе
                     done
                                  #return ele[i]
            pushl
                     %ebx
                                  #else: 8(%ebp)=p_ele[i+1]
40
                    %eax, %ecx #ecx = ele[i]
41
            rrmovl
            call
                     rsum_list
42
            popl
                     %edx
                                  #restore the stack pointer
43
                    %ecx,%eax
            addl
                                  \#eax += rsum(p_ele[i+1])
   done:
                             #return
45
46
            popl
                    %esi
                                       #restore the registers
                    %edx
47
            popl
                    %ecx
48
            popl
                    \%ebx
49
            popl
                    \%ebp, \%esp
50
            rrmovl
51
            popl
                     %ebp
52
            ret
53
            .pos
                     0x120
   Stack:
```


• copy.ys

```
#Execution begins at address 0
       .\,\mathrm{pos}
   Init:
                Stack \;,\; \%esp
       irmovl
                                        #Initialize stack pointer
       irmovl Stack, %ebp
       jmp Main
       halt
   .align 4
   src:
                 0x00a
        .long
        .long
                 0x0b0
12
                 0xc00
13
        .long
   dest:
14
       .long
                 0x111
                 0x222
16
       .long
17
       .long
                0x333
18
19
20 Main:
            irmovl src, % esi
21
                                        #src
22
            pushl
                     %esi
            irmovl dest, % esi
                                        #dest
23
24
            pushl
                     %esi
            irmovl $3,% esi
                                        #len
25
            pushl
                     %esi
26
27
            call copy_block
            halt
28
29
   copy_block:
            pushl
                     %ebp
31
                     %esp, %ebp
                                        #read the stack pointer
32
            rrmovl
            pushl
                     %ebx
                                        #save ebx
33
            pushl
                     \%ecx
                                        #save ecx
34
35
            pushl
                     %edx
                                        #save edx
            pushl
                     %esi
                                        #save esi
36
37
            \operatorname{mrmovl}
                     8(%ebp),%eax
                                            \#\text{eax=len}, \text{len} -1, \dots, 0
            irmovl
                     $0,%ebx
                                        #tmp=0
38
39
            irmovl
                     $0,%ecx
                                        #ecx=0
                     $0,% esi
                                        \#esi = 0, 4, 8...
            irmovl
40
41
   loop:
                     16(%ebp),%edx
                                            \#edx = p\_src
42
            mrmovl
                                        \#edx = p\_src\_cur
            addl
                     %esi,%edx
43
                     0(\%edx),\%edx
                                            \#edx = src\_cur
44
            mrmovl
                                        #result ^= src_cur
45
            xorl
                     %edx,%ecx
46
                     12(%ebp),%ebx
            mrmovl
                                            \#ebx = p\_dest
47
            addl
                     %esi,%ebx
                                        \#ebx = p\_dest\_cur
48
            rmmovl \%edx,0(\%ebx)
                                            \#*p\_dest\_cur = src\_cur
49
50
                     $1,%ebx
51
            irmovl
                                        \#subl \%ebx,\%eax -> eax = eax -
                     %ebx,%eax
            subl
52
       ebx
53
            jе
                     done
            irmovl
                     $4,%ebx
                                        \#tmp = 4
54
                     \%ebx,\%esi
55
            addl
                                        \#esi+=tmp
```

```
loop
rrmovl %ecx,%eax
             jmp
56
57
   done:
             popl
                       %esi
                                           #restore the registers
58
59
             popl
                       \% edx
                       \%ecx
60
             \operatorname{popl}
61
             popl
                       %ebx
                      %ebp, %esp
             rrmovl
62
             popl
                       %ebp
63
             ret
65
                       0x120
66
             . pos
   Stack:
67
```

2.1.3 Evaluation


• sum.ys



```
chacha@chacha-System-Product-Name:~/Downloads/project1-handout/pr
sim/misc$ ./yis sum.yo
Stopped in 42 steps at PC = 0x39. Status 'HLT', CC Z=1 S=0 0=0
Changes to registers:
        0x00000000
                          0x00000cba
%eax:
%esp:
        0x00000000
                          0x000003fc
        0x00000000
                          0x00000400
%ebp:
%esi:
        0x00000000
                          0x00000014
Changes to memory:
0x03e8: 0x00000000
                          0x00000014
0x03f4: 0x00000000
                          0x00000400
0x03f8: 0x00000000
                          0x00000039
0x03fc: 0x00000000
                          0x00000014
```

As is shown above, our implementation can be seen as successful.

• rsum.ys



```
        Chacha@chacha-System-Product-Name: //Downloads/project1-handout/project1-handout/sin/misc$ ./yas rsum.ys

        chacha@chacha-System-Product-Name: //Downloads/project1-handout/project1-handout/sin/misc$ ./yis rsum.yo

        Stopped in 71 steps at PC = 0x39. Status 'HLT', CC Z=0 S=0 0=0

        Changes to registers:
        xeax: 0x00000000
        0x00000000

        &ebp: 0x00000000
        0x00000000
        0x00000000

        &ebp: 0x00000000
        0x000000000
        0x000000000

        &esi: 0x00000000
        0x000000000
        0x000000000

        0x00cc: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00dd: 0x00000000
        0x000000000
        0x000000000

        0x00ec: 0x00000000
        0x000000000
        0x000000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x00ff: 0x00000000
        0x00000000
        0x00000000

        0x0014: 0x00000000
        0x00000000
        0x000
```

As is shown above, our implementation can be seen as successful.

• copy.ys

As is shown above, our implementation can be seen as successful.

Target register is returned with correct value and also, from the GUI interface, we could see the performance of CPU as well as the decoded machine language denoted by hexadecimal numbers.

2.2 Part B

An operation iaddl added to the control file seq-full.hcl to extend the SEQ processor is required in this part.

2.2.1 Analysis

To add *iaddl* to the SEQ processor, the steps is as follows:

- 1. $M_1[PC]$ is used to get the icode and if un which combine a byte.
- 2. we need to get which register we begi to use, and we can use M 1[P C + 1] to get the second byte which contains two registers tags. Thirdly, we get the rest of the instruction to get the instant value.

- 3. Decode the instruction by which we could get the value in the register and store it in the valB.
- 4. Execute the add operation.
- 5. Write the result back to the register and Finally update the PC to prepare for the next instruction.

2.2.2 Code

```
\#/* $begin seq-all-hcl */
#Descriptions:
 #1.iaddl(6bytes) c0 FrB vv vv vv
                                2.leave(1byte) d0
 # result:rB += ConstV
                                   result:%esp=%ebp+4;
                                                      #
 #F: icode:ifun<- M1[PC]
                                        \%ebp=M[\%ebp]
 #
    rA: rB \leftarrow M1[PC+1]
                                 F: icode:ifun<-M1[PC]
                                                      #
    valC < -M4[PC+2]
                                    valP \leftarrow PC+1
    valP<-PC+6
                                 D: valA < -R[\%esp]
10 #D: valB<-R[rB]
                                 E: valE \leftarrow valA + 4
                                                      #
#E: valE<-valB+valC
                                 M: valM \leftarrow M[\%ebp]
                                 WB:R[%esp]<-valE
12 #M:
                                                      #
13 #WB:R[rB]<-valE
                                   R[\%ebp]{<}{-}valM
#iaddl Details:
# iaddl is similar to both addl and irmovl. Actually we can replace#
 # this instruction with a combination of irmovl and addl. So we can#
 # refer to IRMOVL and IOPL to implement IIADDL. Here are the
19 # the related modifications below.
20 # 1.instr_vali
# 2. need_regids
 # 3.need_valC
 # 4.srcB - rB
23
24 # 5.dstE - rB
25 # 6.aluA - valC
26 # 7. aluB - valB
 # 8.set_cc
#leave Details:
4 leave is a little more complicated. But by careful analysis, we
30 # can have it implemented with some modifications below.
31 # 1.instr_vali
 # 2.need_regids
 # 3.srcA - REBP
34 # 4.dstE - RESP
35 # 5.dstM - REBP
36 # 6.aluA - valA
 # 7.aluB - 4
38 # 8.mem_read
\# 9.\text{mem\_addr} - \text{valA}
40
 41
42
43
 C Include's. Don't alter these
46
```

```
quote '#include <stdio.h>'
  quote '#include "isa.h"'
49
  quote '#include "sim.h";
quote 'int sim_main(int argc, char *argv[]);'
  quote 'int gen_pc(){return 0;}
52
  quote 'int main(int argc, char *argv[])'
quote ' {plusmode=0;return sim_main(argc,argv);}'
57
      Declarations. Do not change/remove/delete any of these
58
  59
 61 intsig INOP
                'I_NOP'
  intsig IHALT
                 'I HALT'
  intsig IRRMOVL
                'I_RRMOVL'
  intsig IRMOVL
                'I_IRMOVL'
  intsig IRMMOVL 'I_RMMOVL'
  intsig IMRMOVL 'I_MRMOVL'
  intsig IOPL 'I_ALU'
68 intsig IJXX 'I_JMP'
69 intsig ICALL
                'I_CALL'
70 intsig IRET 'I_RET'
71 intsig IPUSHL
                'I_PUSHL'
 intsig IPOPL
                'I_POPL'
# Instruction code for iaddl instruction
74 intsig HADDL
                'I_IADDL'
75 # Instruction code for iaddl instruction
76 intsig ILEAVE
                'I_LEAVE'
78 ##### Symbolic represenations of Y86 function codes
     ######
  intsig FNONE
                'F_NONE'
                              # Default function code
79
80
  ##### Symbolic representation of Y86 Registers referenced explicitly
     ######
  intsig RESP
                'REG_ESP'
                              # Stack Pointer
  intsig REBP
                 'REG EBP'
                              # Frame Pointer
83
  intsig RNONE
                 'REG_NONE'
                              # Special value indicating "no register
84
 ###### ALU Functions referenced explicitly
     #####
  intsig ALUADD
                 'A ADD'
                           # ALU should add its arguments
87
88
 ##### Possible instruction status values
89
  intsig SAOK 'STAT_AOK'
                           \# Normal execution
  intsig SADR 'STAT_ADR'
                       # Invalid memory address
91
  intsig SINS 'STAT_INS'
                       # Invalid instruction
92
93 intsig SHLT 'STAT_HLT' # Halt instruction encountered
94
95 ##### Signals that can be referenced by control logic
     97 ##### Fetch stage inputs
                              ######
```

```
98 intsig pc 'pc'
                             # Program counter
   ##### Fetch stage computations
                                     # icode field from instruction
   intsig imem_icode 'imem_icode'
      memory
   intsig imem_ifun 'imem_ifun'
                                     # ifun field from instruction
      memory
                    'icode'
                                 # Instruction control code
   intsig icode
   intsig ifun
                'ifun'
                             \# Instruction function
                'ra'
                             #rA field from instruction
   intsig rA
                 'rb'
   intsig rB
                             #rB field from instruction
                 'valc'
                             # Constant from instruction
106
   intsig valC
                'valp'
   intsig valP
                             # Address of following instruction
107
boolsig imem_error 'imem_error'
                                    # Error signal from instruction
      memory
   boolsig instr_valid 'instr_valid' # Is fetched instruction valid?
109
##### Decode stage computations
                                     #####
                             # Value from register A port
intsig valA 'vala'
intsig valB 'valb'
                             # Value from register B port
115 ##### Execute stage computations
                                    <del>||-||-||-||-||-||-</del>
   intsig valE 'vale'
                             # Value computed by ALU
116
   boolsig Cnd 'cond'
                             # Branch test
118
##### Memory stage computations intsig valM 'valm' # Valm'
                                    <del>||-||-||-||-||</del>
                      # Value read from memory
boolsig dmem_error 'dmem_error' # Error signal from data memory
123
Control Signal Definitions.
125
   126
  ###################### Fetch Stage
128
                                  # Determine instruction code
130
   int icode = [
       imem_error: INOP;
       1: imem_icode;
                         # Default: get from instruction memory
133
134
   ];
135
   # Determine instruction function
136
   int ifun = [
       imem_error: FNONE;
138
       1: imem_ifun;
                         # Default: get from instruction memory
139
140
141
   bool instr_valid = icode in
142
       { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL, ILEAVE,
143
             IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
144
145
# Does fetched instruction require a regid byte?
   bool need_regids =
147
       icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,
148
               IIRMOVL, IRMMOVL, IMRMOVL };
149
# Does fetched instruction require a constant word?
```

```
152 bool need_valC =
153
       icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
  ######### Decode Stage
155
                                   ## What register should be used as the A source?
157
158
   int srcA = [
       icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : rA;
159
       icode in { IPOPL, IRET } : RESP;
       icode in { ILEAVE } : REBP;
161
       1 : RNONE; # Don't need register
163
164
## What register should be used as the B source?
166 int srcB = [
       icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : rB;
167
       icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
168
       1 : RNONE; # Don't need register
169
170 ];
  ## What register should be used as the E destination?
172
  int dstE = [
173
       icode in { IRRMOVL } && Cnd : rB;
174
       icode in { IIRMOVL, IOPL, IIADDL} : rB;
       icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
       1 : RNONE; # Don't write any register
178
179
## What register should be used as the M destination?
181 ## Acquire data from memory, and send it to a register
  ## iaddl doesn't require memory's data
182
183 int dstM = [
       icode in { IMRMOVL, IPOPL } : rA;
184
       icode in { ILEAVE } : REBP;
185
       1 : RNONE; # Don't write any register
186
   ];
187
188
190
  ## Select input A to ALU
191
192
   int aluA = [
       icode in { IRRMOVL, IOPL } : valA;
193
       icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : valC;
194
       icode in \{ ICALL, IPUSHL \} : -4;
195
       icode in { IRET, IPOPL, ILEAVE } : 4;
196
197
       # Other instructions don't need ALU
198 ;
199
200 ## Select input B to ALU
   int aluB = [
201
       icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
202
                 IPUSHL, IRET, IPOPL, IIADDL } : valB;
203
       icode in { \mbox{IRRMOVL}, \mbox{ }\mbox{IIRMOVL} } : 0;
204
       icode in { ILEAVE } : valA;
205
206
       # Other instructions don't need ALU
207 ];
208
```

```
209 ## Set the ALU function
210
   int alufun = [
      icode = IOPL : ifun;
211
      1 : ALUADD;
212
213
214
  ## Should the condition codes be updated?
bool set_cc = icode in { IOPL, IIADDL };
217
218 ########### Memory Stage
                               219
  ## Set read control signal
220
  bool mem_read = icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
221
  ## Set write control signal
223
   bool mem_write = icode in { IRMMOVL, IPUSHL, ICALL };
224
225
226 ## Select memory address
  int mem\_addr =
      228
229
      # Other instructions don't need address
230
   ];
231
232
233 ## Select memory input data
  int mem_data =
234
      # Value from register
      icode in { IRMMOVL, IPUSHL } : valA;
236
      # Return PC
237
      icode == ICALL : valP;
238
239
      # Default: Don't write anything
240
   ];
241
242 ## Determine instruction status
243
   int Stat = [
244
      imem_error || dmem_error : SADR;
      !instr_valid: SINS;
245
      icode = IHALT : SHLT;
      1 : SAOK;
247
248
249
251
252 ## What address should instruction be fetched at
253
254
   int new_pc = [
      # Call. Use instruction constant
255
      icode == ICALL : valC;
256
      # Taken branch. Use instruction constant
257
      icode == IJXX && Cnd : valC;
258
      # Completion of RET instruction. Use value from stack
259
      icode == IRET : valM;
260
261
      # Default: Use incremented PC
      1 : valP;
262
263
264 #/* $end seq-all-hcl */
```

2.2.3 Evaluation

• Test for asumi & asuml



• Retest using the benchmark programs

```
Ilingzx@ubuntu:-/Desktop/ComputerArchiteture/pij_Z/projecti-handout/sim/seq

File Edit View Search Termine Hip

Caulin't Spen a) spect file Bello

Caulin't Spen a) spect file

Lingzx@ubuntu:-/Desktop/ComputerArchiteture/prji_Z/projecti-handout/sim/seq$ ./ssin -g /home/lingzx/Desktop/ComputerArchiteture/prji_Z/projecti-handout/sim/seq$ (cd /hom
```

• Perform regression tests

```
Impzz@ubuntu:-/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/seq

| Impzz@ubuntu:-/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/seq
| Impzz@ubuntu:-/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/seq
| Impzz@ubuntu:-/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/seq/ssin
| Impzz@ubun
```

2.3 Part C

2.3.1 Analysis

In this part, we are required to optimize the performance of a function ncopy, which copies the data from source address to destine address and return the number of positive integers contained in the source. And to achieve this goal, optimization of both algorithm and hardware is allowed. So, this part is a test of our overall capability of pipeline architecture.

The performance of the function is evaluated with CPE, so what we need to do is to reduce average CPE as more as possible. The difficulties lie in several aspects below, and we have also figured out the answer.

- 1. What makes the function perform poorly? A: Great number of branch instructions, high cost of computation involving immediate integers and stall penalty from load-read instructions. We are not talking about misprediction penalty of conditional branches but just the proportion of branch instructions that would cost a lot of cycles.
- 2. How can we reduce branch instructions, computation cost and stall penalty? A: Reduce instructions of conditional branches to improve our algorithm, add new instruction(s) to increase support for immediate computation and adjust sequence of some instructions.
- 3. What should we do in software layer? A: Modify ncopy.ys, and apply technique of loop unrolling to reduce number of branch instructions, use instruction(s) that supports immediate computation better when necessary and adjust sequence of some instructions that would cause a data hazard.
- 4. What should we do in hardware layer? A: Modify pipe-full.hcl, and implement logic that supports immediate computation, that is iaddl. (Apart from iaddl, ileave is also implemented here according to the requirement but it is found to be of no use in this part.) Now we will elaborate what we do here.

Firstly, loop unrolling. Technique of loop unrolling reduces the number of branch instructions and thus reduce the number of instructions to execute. We have a loop that performs ncopy of 16 elements. In the primitive version of ncopy every time a number is copied there would be a check whether the loop should be over. Thus, we reduce the number of instructions by 15 every 16 elements, which also means that the CPE could be decreased by about 15/16 with technique of loop unrolling. Also, we need to tie up some loose ends. To achieve better performance, after the 16-element loop, we do the ncopy work with 8, 4, 2 and 1 element(s) successively if there are that many elements left.

Secondly, use iaddl for immediate computation. Decreasing of len and increasing of count, p_src and p_dst are involved with immediate operands. We could have CPE decreased by 2 with this step.

Thirdly, avoid load-read stall penalty. It is easy to find a mrmovl x1, x2 instruction followed by a "rmmovl x2, x3" instruction, which intends to copy *p_x1 to *p_x3. But since mrmovl is a load instruction and rmmovl needs to read the same register. So, codes like this would cause a penalty of one cycle. In other words, by inserting some other instructions into the two instructions can decrease the CPE approximately by 1.

Fourthly, implementation of iaddl and ileave. Detailed descriptions of iaddl and leave can be seen in the beginning part of seq-full.hcl and pipe-full.hcl. (Although we are talking about implementation of pipeline processor, but the

operations of the two instructions are similar to that of a sequence processor) . iaddl, which adds an immediate operand to a register, can be accomplished by combination of irmovl and addl. leave, which decrease stack pointer and load data to base pointer register memory addressed by itself, can be accomplished y combination of mrmovl and popl. Inspired by instructions similar to them, we could modify the hcl file properly. Here are some further details. Iaddl: instr_vali, need_regids, need_valC, d_srcB = D_rB, d_dstE = D_rB, aluA = valC, aluB = valB, set_cc. leave: instr_vali, need_regids, d_srcA = REBP, d_dstE = RESP, d_dstM = REBP, aluA = E_valA, aluB = 4, mem_addr = M_valA, mem_read, F_stall, D_stall, D_bubble, E_bubble. Using iaddl instruction can also reduce CPE by about 2.

2.3.2 Code

• ncopy.ys

```
\#/* $begin ncopy-ys */
 # 948 bytes < 1000 bytes
_3 # Average CPE = 9.89
 # The trick used in the ncopy function is loop unrolling.
 # 1. Fisrt we iteratively 'ncopy' 16 elements until there are fewer
 # than 16 elements left.
7 # 2. Then check if left elements are more than 8, and if so,
8 # we 'ncopy' 8 elements.
 # 3. Repeat procedure 2 by checking and 'ncopy' 4, 2, 1 element(s).
10 # The modifications above reduces number of condition branch
# instructions, and thus improve the performance of CPU.
# Also, some sequences of instructions are modified.
# Src-plus and count-plus instructions are inserted between
 # some mrmovl and rmmovl instructions to avoid a stalling
# due to data hazard.
16
# ncopy.ys - Copy a src block of len ints to dst.
 # Return the number of positive ints (>0) contained in src.
# Include your name and ID here.
21 #
# Describe how and why you modified the baseline code.
23
 # Do not modify this portion
# Function prologue.
  ncopy: pushl %ebp
                       # Save old frame pointer
     rrmovl %esp,%ebp
                      # Set up new frame pointer
28
     pushl %esi
                   # Save callee-save regs
     pushl %ebx
30
     pushl %edi
     mrmovl 8(%ebp),%ebx # src
32
                          # len
     mrmovl 16(%ebp),%edx
33
     mrmovl 12(%ebp),%ecx
34
                          # dst
# You can modify this portion
```

```
38 xorl \%eax,\%eax # count = 0;
39
41 ############### fewer than 16 elements left.
Loop5: iaddl -16,%edx # len-=16 > 0 ?
      jl Loop4 # if so, goto Loop:
43
44
       mrmovl (%ebx), %esi # read val from src...
45
46
       andl %esi, %esi # val <= 0?
       jle Npos51 # if so, goto Npos:
47
  iaddl $1, %eax # count++
Npos51: rmmovl %esi, (%ecx) # ...and store it to dst
48
49
50
       mrmovl 4(%ebx), %esi # read val from src...
51
       52
       jle Npos52  # if so, goto Npos:
iaddl $1, %eax  # count++
53
54
  Npos52: rmmovl %esi, 4(%ecx) # ...and store it to dst
55
56
       mrmovl \ 8(\%ebx) \ , \ \%esi \qquad \# \ read \ val \ from \ src \dots
57
58
       andl %esi, %esi # val <= 0?
       jle Npos53 # if so, goto Npos:
59
       iaddl $1, %eax # count++
60
  Npos53: rmmovl %esi , 8(\%ecx) # ...and store it to dst
61
62
       mrmovl 12(\%ebx), \%esi # read val from src...
63
       andl %esi, %esi # val <= 0?
64
  jle Npos54  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos54: rmmovl %esi, 12(%ecx)  # ...and store it to dst
65
66
67
68
       mrmovl 16(\%ebx), \%esi # read val from src...
69
       andl %esi , %esi  # val <= 0?
jle Npos55  # if so , goto Npos:
71
iaddl $1, %eax # count++
Npos55: rmmovl %esi, 16(%ecx) # ...and store it to dst
74
       75
       andl %esi, %esi # val <= 0?
76
77
       jle Npos56 # if so, goto Npos:
       iaddl $1, %eax # count++
78
79
  Npos56: rmmovl %esi, 20(%ecx) # ...and store it to dst
80
       mrmovl 24(\%ebx), \%esi # read val from src...
81
       andl %esi , %esi \# val <= 0?
82
       jle Npos57  # if so, goto Npos: iaddl $1, %eax  # count++
83
84
Npos57: rmmovl %esi , 24(\%ecx) # ...and store it to dst
86
       mrmovl 28(%ebx), %esi # read val from src...
87
  andl %esi, %esi  # val <= 0?
    jle Npos58  # if so, goto Npos:
    iaddl $1, %eax  # count++
Npos58: rmmovl %esi, 28(%ecx) # ...and store it to dst
88
89
90
91
92
       mrmovl 32(\%ebx), \%esi # read val from src...
93
       andl %esi , %esi # val <= 0?
```

```
jle Npos59 # if so, goto Npos:
95
   iaddl $1, %eax # count++
Npos59: rmmovl %esi, 32(%ecx) # ...and store it to dst
96
97
98
       mrmovl 36(\%ebx), \%esi # read val from src...
99
       andl %esi, %esi  # val <= 0?
jle Npos510  # if so, goto Npos:
iaddl $1, %eax  # count++
100
102
   Npos510:rmmovl %esi, 36(%ecx) # ...and store it to dst
104
       105
       andl %esi, %esi  # val <= 0?
jle Npos511  # if so, goto Npos:
106
107
       iaddl $1, %eax # count++
   Npos511:rmmovl %esi , 40(\%ecx) # ...and store it to dst
109
110
       mrmovl 44(\%ebx), \%esi # read val from src...
       andl %esi, %esi # val <= 0?
112
   jle Npos512  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos512:rmmovl %esi, 44(%ecx)  # ...and store it to dst
113
114
115
116
       mrmovl 48(\%ebx), \%esi # read val from src...
117
118
       andl %esi, %esi # val <= 0?
jle Npos513  # if so, goto Npos:
iaddl $1, %eax  # count++
Npos513:rmmovl %esi, 48(%ecx)  # ...and store it to dst
122
       mrmovl 52(\%ebx), \%esi # read val from src...
123
       andl~\%esi~,~\%esi~~\#~val~<=~0?
124
       jle Npos514 # if so, goto Npos: iaddl $1, %eax # count++
126
   Npos514:rmmovl %esi, 52(%ecx) # ...and store it to dst
127
128
       mrmovl 56(\%ebx), \%esi # read val from src...
129
130
       andl %esi , %esi # val <= 0?
       jle Npos515  # if so, goto Npos: iaddl $1, %eax  # count++
131
   Npos515:rmmovl %esi, 56(%ecx) # ...and store it to dst
133
134
       mrmovl 60(%ebx), %esi # read val from src...
135
       iaddl $64,%ebx # src+=16
136
       rmmovl %esi, 60(%ecx) # ...and store it to dst
137
       138
       jle Npos516 # if so, goto Npos:
139
       iaddl $1, %eax # count++
140
Npos516:iaddl $64,%ecx # dst+=16
jmp Loop5 # goto Loop:
144
145
146
### Check if left elements are more than 8, and if so, #######
```

```
mrmovl (%ebx), %esi # read val from src...
       \begin{array}{lll} \text{andl \%esi, \%esi} & \# \text{ val} <= 0? \\ \text{jle Npos41} & \# \text{ if so, goto Npos:} \end{array}
153
154
       iaddl $1, %eax # count++
   Npos41: rmmovl %esi, (%ecx) # ...and store it to dst
156
157
       mrmovl 4(%ebx), %esi # read val from src...
158
       andl~\%esi~,~\%esi~~\#~val~<=~0?
159
       jle Npos42 # if so, goto Npos:
       iaddl $1, %eax # count++
161
   Npos42: rmmovl %esi, 4(%ecx) # ...and store it to dst
162
163
       mrmovl \ 8(\%ebx) \ , \ \%esi \qquad \# \ read \ val \ from \ src \dots
164
       andl %esi, %esi # val <= 0?
165
   jle Npos43 # if so, goto Npos:
iaddl $1, %eax # count++
Npos43: rmmovl %esi, 8(%ecx) # ...and store it to dst
166
167
168
169
       mrmovl 12(%ebx), %esi # read val from src...
170
       andl~\%esi~,~\%esi~~\#~val~<=~0?
       jle Npos44 # if so, goto Npos:
172
       iaddl $1, %eax # count++
173
   Npos44: rmmovl %esi, 12(%ecx) # ...and store it to dst
174
175
       mrmovl 16(\%ebx), \%esi # read val from src...
176
177
       andl %esi, %esi # val <= 0?
       178
179
   Npos45: rmmovl %esi, 16(%ecx) # ...and store it to dst
180
181
       182
   andl %esi, %esi  # val <= 0?

jle Npos46  # if so, goto Npos:

iaddl $1, %eax  # count++

Npos46: rmmovl %esi, 20(%ecx) # ...and store it to dst
183
184
185
186
187
       mrmovl 24(\%ebx), \%esi # read val from src...
188
189
       andl %esi , %esi # val \leq 0?
       jle Npos47 \# if so, goto Npos:
190
   iaddl $1, %eax # count++
Npos47: rmmovl %esi, 24(%ecx) # ...and store it to dst
191
192
       mrmovl 28(%ebx), %esi # read val from src...
194
       iaddl $32,%ebx # src+=8
195
       rmmovl %esi , 28(\%ecx) # ...and store it to dst
196
       andl %esi , %esi  # val <= 0?
197
       jle Npos48 # if so, goto Npos:
198
       iaddl $1, %eax # count++
199
   Npos48: iaddl $32,%ecx # dst+=8
200
       iaddl $-8,%edx
   ######### End of 8-element checking and 'ncopy ##########
202
203
205 ### Check if left elements are more than 4, and if so, ########
jl Loop2
                   # if so, goto Loop:
```

```
209
       mrmovl (%ebx), %esi # read val from src...
210
       andl %esi, %esi  # val <= 0?
jle Npos31  # if so, goto Npos:
iaddl $1, %eax  # count++
211
212
213
   Npos31: rmmovl %esi, (%ecx) # ...and store it to dst
214
215
       mrmovl 4(\%ebx), \%esi # read val from src...
216
       andl %esi, %esi # val <= 0?
217
       jle Npos<br/>32 \# if so, goto Npos:
218
   iaddl $1, %eax # count++
Npos32: rmmovl %esi, 4(%ecx) # ...and store it to dst
219
220
221
       mrmovl 8(%ebx), %esi # read val from src...
222
       andl %esi , %esi # val \leq 0?
223
       jle Npos33 # if so, goto Npos:
224
       iaddl $1, %eax # count++
225
   Npos33: rmmovl %esi , 8(\%ecx) # ...and store it to dst
226
227
       228
229
       rmmovl %esi, 12(%ecx) # ...and store it to dst
230
       andl %esi , %esi # val \leq 0?
231
       jle Npos34 # if so, goto Npos:
232
   iaddl $1, %eax # count++
Npos34: iaddl $16,%ecx # dst++++++
233
       iaddl $-4,%edx
235
   236
237
238
   ### Check if left elements are more than 2, and if so, #######
239
Loop2: iaddl $2,\%edx # len+2 < 0 ?

jl Loop1 # if so, goto Loop1:
242
       mrmovl (%ebx), %esi # read val from src...
243
244
       andl %esi , %esi # val <= 0?
       jle Npos21 # if so, goto Npos:
245
       iaddl $1, %eax # count++
   Npos21: rmmovl %esi , (%ecx) \# ...and store it to dst
247
       mrmovl 4(%ebx), %esi  # read val from src... iaddl \$8,\%ebx  # src++++
248
249
       rmmovl %esi , 4(\%ecx) # ...and store it to dst andl %esi , %esi # val <= 0?
250
251
       jle Npos22 # if so, goto Npos:
252
   iaddl $1, %eax  # count++
Npos22: iaddl $8, %ecx  # dst++++
253
254
       iaddl $-2,\%edx
255
   257
259 ### Check if left elements are more than 1, and if so, #######
260 ### we 'ncopy' 1 elements. ############ Loop1: iaddl $1,%edx # len+1 < 0?
       jl Done # if so, goto Done:
mrmovl (%ebx), %esi # read val from src...
262
263
       iaddl $4,%ebx # src++
264
265
       rmmovl %esi, (%ecx) # ...and store it to dst
```

```
andl %esi, %esi
                    # val <= 0?
266
      jle Done
                 # if so, goto Npos:
267
                    # count++
     iaddl $1, %eax
268
  269
270
  # Do not modify the following section of code
271
  # Function epilogue.
273 Done:
     popl %edi
                         # Restore callee-save registers
274
     popl %ebx
275
     popl %esi
276
     rrmovl %ebp, %esp
277
     popl %ebp
278
280
  # Keep the following label at the end of your function
281
282 End:
283 #/* $end ncopy-ys */
284
285
```

· pipe-full.hcl

```
\#/* $begin pipe-all-hcl */
 3 #
     HCL Description of Control for Pipelined Y86 Processor
     Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010
 #
5
7 ## Your task is to implement the iaddl and leave instructions
8 ## The file contains a declaration of the icodes
9 ## for iaddl (IIADDL) and leave (ILEAVE).
## Your job is to add the rest of the logic to make it work
13
                Leader's name and ID.
14 #
#Descriptions:
# Both instructions leave and iaddl are implemented here, which
    are#
# similar to those of 'seq'.
# For iaddl/IIADDL, the work is almost the same as that of 'seq'
# version. The difference is that information, such as source
 # register or destine register is acquired from pipeline registers
# (It, s very lucky to see all forwarding logic has already been
# implmeneted)
# For leave/ILEAVE, the work is more complicated. Since this is a
```

```
# load instruction, attention must be paid to avoidance of data
 # hazards. By careful analysis, we decide that ILEAVE can be
     #
_{27} # grouped with IMRMOVL, IPOPL when coping with data hazards, which
     #
28 # largely reduced complexity of the job.
30 #iaddl Details:
# 1.instr_valid
                                  #
# 2.need_regids
                                  #
 # 3.need_valC
                                  #
33
34 # 4.d srcB – D rB
                                  #
\# 5.d_{dstE} - D_{rB}
36 # 6.aluA - valC
                                  #
37 # 7.aluB - valB
                                  #
38 # 8.set_cc
39 #leave Details:
                                  ##
40 # 1.instr_vali
# 2.need_regids
 \# 3.d_srcA - REBP
                                  #####
43 # 4.d_dstE - RESP
44 # 5.d_dstM - REBP
45 # 6.aluA - E_valA
46 # 7.aluB - 4
 \# 8.mem_addr - M_valA
48 # 9.mem_read
                                  ##
49 # 10.F_stall
50 # 11.D_stall
51 # 12.D_bubble
                                  #
 \# 13.E_bubble
53
 56
57
 #
     C Include's. Don't alter these
 59
  quote '#include <stdio.h>'
60
  quote '#include "isa.h"'
61
quote '#include "pipeline.h"'
quote '#include "stages.h"
quote '#include "sim.h" '
  quote 'int sim_main(int argc, char *argv[]);'
65
  quote 'int main(int argc, char *argv[]) {return sim_main(argc,argv)
66
     ;},
 68
     Declarations. Do not change/remove/delete any of these
71
72 ##### Symbolic representation of Y86 Instruction Codes
    'I NOP'
  intsig INOP
74 intsig IHALT
              'I_HALT'
```

```
75 intsig IRRMOVL 'I_RRMOVL'
   intsig IRMOVL 'I_IRMOVL'
   intsig IRMMOVL 'I_RMMOVL'
78 intsig IMRMOVL 'I_MRMOVL'
79 intsig IOPL 'I_ALU'
   intsig IJXX 'I_JMP'
80
                  'I_CALL'
   intsig ICALL
   intsig IRET 'I_RET'
83 intsig IPUSHL
                  'I_PUSHL'
                  'I_POPL'
84 intsig IPOPL
# Instruction code for iaddl instruction
                 'I_IADDL'
   intsig IIADDL
# Instruction code for leave instruction
88 intsig ILEAVE
                  'I_LEAVE'
89
90 ##### Symbolic representaions of Y86 function codes
   intsig FNONE
                  'F_NONE'
                                 # Default function code
91
92
  ##### Symbolic representation of Y86 Registers referenced
93
      #####
   intsig RESP
                  'REG_ESP'
                                      # Stack Pointer
   intsig REBP
                  'REG_EBP'
                                      # Frame Pointer
95
   intsig RNONE
                  'REG_NONE'
                                      # Special value indicating "
      no register"
  ##### ALU Functions referenced explicitly
98
      intsig ALUADD
                  'A_ADD'
                                  # ALU should add its arguments
99
100
  ##### Possible instruction status values
      #####
   intsig SBUB 'STAT_BUB' # Bubble in stage
   intsig SAOK 'STAT_AOK'
                         # Normal execution
   intsig SADR 'STAT_ADR'
104
                         # Invalid memory address
   intsig SINS 'STAT_INS'
                         # Invalid instruction
   intsig SHLT 'STAT_HLT'
                         # Halt instruction encountered
106
107
  ###### Signals that can be referenced by control logic
108
      ##### Pipeline Register F
110
      intsig F_predPC 'pc_curr->pc'
                                      # Predicted value of PC
112
##### Intermediate Values in Fetch Stage
      'imem icode'
   intsig imem_icode
                                      # icode field from
       instruction memory
                                      # ifun field from
   intsig imem_ifun
                     'imem_ifun'
       instruction memory
                                      # (Possibly modified)
   intsig f_icode 'if_id_next->icode'
118
       instruction code
   intsig f_ifun
                  "if\_id\_next-\!\!\!>\!\!ifun"
                                      # Fetched instruction
       function
```

```
intsig f_valC 'if_id_next->valc'
                                      # Constant data of fetched
       instruction
   intsig f_valP
                  'if_id_next->valp'
                                      # Address of following
       instruction\\
   boolsig imem_error 'imem_error'
                                      # Error signal from
       instruction memory
   boolsig instr_valid 'instr_valid'
                                      # Is fetched instruction
       valid?
125 ##### Pipeline Register D
   # Instruction code
   intsig D_rA 'if_id_curr->ra'
                                      # rA field from instruction
   intsig D_rB 'if_id_curr->rb'
                                      # rB field from instruction
   intsig D_valP 'if_id_curr->valp'
                                      # Incremented PC
130
  ##### Intermediate Values in Decode Stage
      'id_ex_next->srca' # srcA from decoded
   intsig d_srcA
       instruction
   intsig d_srcB
                   "id\_ex\_next->\!\!srcb" "\# srcB" from decoded
       instruction
   intsig d_rvalA 'd_regvala'
                                  # valA read from register file
   intsig d_rvalB 'd_regvalb'
                                  # valB read from register file
136
  ##### Pipeline Register E
138
      # Instruction code
   intsig E_icode 'id_ex_curr->icode '
   intsig E_ifun
                 'id_ex_curr->ifun '
                                      # Instruction function
140
                 'id_ex_curr->valc'
   intsig E_valC
                                      # Constant data
                 'id_ex_curr->srca '
   intsig E_srcA
                                      # Source A register ID
                 'id_ex_curr->vala'
   intsig E_valA
                                      # Source A value
                 'id\_ex\_curr-\!\!>\!\!srcb\;'
   intsig E_srcB
                                      # Source B register ID
                 'id_ex_curr->valb'
145
   intsig E_valB
                                      # Source B value
   intsig E_dstE 'id_ex_curr->deste'
                                      # Destination E register ID
   intsig E_dstM 'id_ex_curr->destm'
                                      # Destination M register ID
147
148
149 #### Intermediate Values in Execute Stage
      intsig e_valE 'ex_mem_next->vale' # valE generated by ALU
   boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
151
   intsig e_dstE 'ex_mem_next->deste'
                                        # dstE (possibly modified
       to be RNONE)
153
154 #### Pipeline Register M
      intsig M_stat 'ex_mem_curr->status'
                                         # Instruction status
   intsig M_icode 'ex_mem_curr->icode' # Instruction code intsig M_ifun 'ex_mem_curr->ifun' # Instruction func
156
                                    # Instruction function
   intsig M_valA 'ex_mem_curr->vala'
                                         # Source A value
   intsig M_dstE 'ex_mem_curr->deste'
                                     # Destination E register ID
   intsig M_valE 'ex_mem_curr->vale'
                                         # ALU E value
   intsig M_dstM 'ex_mem_curr->destm' # Destination M register ID
161
   boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
   boolsig dmem_error 'dmem_error'
                                         # Error signal from
       instruction memory
```

```
##### Intermediate Values in Memory Stage
      intsig m_valM 'mem_wb_next->valm'
                                   # valM generated by memory
  intsig m_stat 'mem_wb_next->status' # stat (possibly modified to
      be SADR)
  ##### Pipeline Register W
      intsig W_stat 'mem_wb_curr->status'
                                      # Instruction status
   intsig W_icode 'mem_wb_curr->icode' # Instruction code
171
   intsig W_dstE 'mem_wb_curr->deste' # Destination E register ID
  intsig W_valE 'mem_wb_curr->vale'
                                      # ALU E value
173
  intsig W_dstM 'mem_wb_curr->destm' # Destination M register ID
  intsig W_valM 'mem_wb_curr->valm' # Memory M value
175
176
177
  Control Signal Definitions.
178
  179
180
  ####################### Fetch Stage
181
      ## What address should instruction be fetched at
183
   int f_pc = [
184
      # Mispredicted branch. Fetch at incremented PC
185
      M_{icode} = IJXX & !M_{Cnd} : M_{valA};
186
      # Completion of RET instruction.
187
      W_{icode} = IRET : W_{valM};
188
      # Default: Use predicted value of PC
189
      1 : F_predPC;
190
191
   ];
  ## Determine icode of fetched instruction
193
   int f_icode = [
194
      imem error: INOP;
196
      1: imem_icode;
197
  ];
198
  # Determine ifun
199
  int f ifun = [
200
      imem_error : FNONE;
      1: imem_ifun;
202
203
   ];
204
# Is instruction valid?
  bool instr_valid = f_icode in
      { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL,
207
      ILEAVE,
        IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
208
209
# Determine status code for fetched instruction
  int f_stat = [
211
212
      imem_error: SADR;
      !instr_valid : SINS;
213
214
      f_icode == IHALT : SHLT;
```

```
1 : SAOK;
215
216
   ];
217
   # Does fetched instruction require a regid byte?
218
   bool \ need\_regids =
219
        f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,
220
                 IIRMOVL, IRMMOVL, IMRMOVL };
221
222
   # Does fetched instruction require a constant word?
223
  | bool need_valC =
224
        f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL, IIADDL };
225
226
   # Predict next value of PC
227
   int f_predPC = 
        f_icode in { IJXX, ICALL } : f_valC;
229
        1 : f_valP;
230
231
232
  234
235
   ## What register should be used as the A source?
236
   int d_srcA = [
237
        \label{eq:decomposition} $$D\_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL } : D\_rA; $$
        D_icode in { IPOPL, IRET } : RESP; D_icode in { ILEAVE } : REBP;
239
240
        1 : RNONE; # Don't need register
241
242
   ];
243
  ## What register should be used as the B source?
244
   int d\_srcB = [
        D icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL } : D rB;
246
        D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
247
        1 : RNONE; # Don't need register
248
249
   ];
  ## What register should be used as the E destination?
251
   int d_{dstE} = [
        \label{eq:decomposition} $$D\_icode in $\{$ IRRMOVL, IIRMOVL, IOPL, IIADDL$\} : $D\_rB$;}
253
254
        D_icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
        1 : RNONE; # Don't write any register
255
256
258 ## What register should be used as the M destination?
   int d_dstM = [
259
        D_icode in { IMRMOVL, IPOPL } : D_rA;
260
        D_icode in { ILEAVE } : REBP;
261
        1 : RNONE; # Don't write any register
263
   ];
264
## What should be the A value?
## Forward into decode stage for valA
   int d_valA = [
        <code>D_icode</code> in { <code>ICALL</code>, <code>IJXX</code> } : <code>D_valP</code>; # Use incremented PC
268
        d_{srcA} = e_{dstE} : e_{valE};
                                        # Forward valE from execute
                                         # Forward valM from memory
        d_srcA == M_dstM : m_valM;
270
        d_{srcA} = M_{dstE} : M_{valE};
                                         # Forward valE from memory
```

```
d_{srcA} = W_{dstM} : W_{valM};
                                     # Forward valM from write back
272
       d_{srcA} = W_{dstE} : W_{valE};
                                     # Forward valE from write back
273
       1 : d_rvalA; # Use value read from register file
274
275
   ];
276
   int d_valB = [
277
       d\_srcB == e\_dstE : e\_valE;
278
                                     # Forward valE from execute
       d\_srcB == M\_dstM : m\_valM;
                                     # Forward valM from memory
279
       d\_srcB == M\_dstE : M\_valE;
                                     # Forward valE from memory
280
       # Forward valM from write back
281
       d\_srcB == W\_dstE : W\_valE;
282
                                     # Forward valE from write back
       1 : d_rvalB; # Use value read from register file
283
284
   286
287
288
   ## Select input A to ALU
   int aluA = [
289
       E\_icode in { IRRMOVL, IOPL, ILEAVE } : E\_valA;
       <code>E_icode</code> in { <code>IIRMOVL, IRMMOVL, IIRMOVL, IIADDL</code> } : <code>E_valC;</code> <code>E_icode</code> in { <code>ICALL, IPUSHL</code> } : -4;
291
       E_icode in { IRET, IPOPL } : 4;
293
       # Other instructions don't need ALU
294
295
296
   ## Select input B to ALU
   int aluB = [
298
       E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
299
               IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
300
       301
302
       # Other instructions don't need ALU
303
304
305
   ## Set the ALU function
306
   int alufun = [
307
       E_icode == IOPL : E_ifun;
308
       1 : ALUADD;
   ];
310
311
  ## Should the condition codes be updated?
   bool set_cc = (E_icode in {IOPL, IIADDL } ) &&
313
       # State changes only during normal operation
       !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS,
315
       SHLT };
316
## Generate valA in execute stage
int e_valA = E_valA;  # Pass valA through stage
319
   ## Set dstE to RNONE in event of not-taken conditional move
320
   int e_{dstE} = [
321
       E_icode == IRRMOVL && !e_Cnd : RNONE;
322
323
       1 : E_dstE;
   ];
324
325
```

```
328 ## Select memory address
        int mem\_addr =
                 M_icode in {
                                               IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
330
                 M_icode in { IPOPL, IRET } : M_valA;
331
                 M_{icode} in { ILEAVE } : M_{valA};
332
                 # Other instructions don't need address
333
334
        ];
335
336 ## Set read control signal
bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
338
       ## Set write control signal
339
       bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
340
342 #/* $begin pipe-m_stat-hcl */
       ## Update the status
343
344
       int m_stat = [
                dmem_error : SADR;
345
346
                 1 : M_stat;
347
       #/* $end pipe-m_stat-hcl */
349
350 ## Set E port register ID
u_{1} = u_{2} = u_{3} = u_{3
352
       ## Set E port value
       int \ w\_valE = W\_valE;
354
355
356 ## Set M port register ID
       int w_dstM = W_dstM;
357
359 ## Set M port value
       int w_valM = W_valM;
360
361
       ## Update processor status
362
        int Stat = [
363
                 W_{stat} = SBUB : SAOK;
364
365
                 1 : W_stat;
366
367
      368
369
370 # Should I stall or inject a bubble into Pipeline Register F?
      # At most one of these can be true.
       bool F_bubble = 0;
372
       bool F_stall =
373
                # Conditions for a load/use hazard
374
                 E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                                                                                          #Dst value
                  generated after M stage
                   E_dstM in { d_srcA, d_srcB } ||
                                                                                                 #but D needs the registers
                 # Stalling at fetch while ret passes through pipeline
377
                 IRET in { D_icode, E_icode, M_icode };
378
380 # Should I stall or inject a bubble into Pipeline Register D?
       # At most one of these can be true.
       bool D_stall =
382
                # Conditions for a load/use hazard
```

```
E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
                                                     #Dst value
384
       generated after M stage
        E_dstM in { d_srcA, d_srcB };
                                           #but E needs the registers
385
386
   bool D bubble =
387
       # Mispredicted branch
388
       (E_icode == IJXX && !e_Cnd) ||
       # Stalling at fetch while ret passes through pipeline
390
       # but not condition for a load/use hazard
391
       !(E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in { d_srcA,
392
        d_srcB }) &&
         IRET in { D_icode, E_icode, M_icode };
393
394
395 # Should I stall or inject a bubble into Pipeline Register E?
# At most one of these can be true.
   bool E_{stall} = 0;
397
   bool E_bubble =
398
       # Mispredicted branch
399
       (E\_icode == IJXX && !e\_Cnd) \ | \ |
       # Conditions for a load/use hazard
401
       E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
        E_dstM in { d_srcA, d_srcB};
403
404
405 # Should I stall or inject a bubble into Pipeline Register M?
406 # At most one of these can be true.
   bool M_{stall} = 0;
  # Start injecting bubbles as soon as exception passes through
       memory stage
   bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR
       , SINS, SHLT };
# Should I stall or inject a bubble into Pipeline Register W?
bool W_stall = W_stat in { SADR, SINS, SHLT };
bool W_bubble = 0;
414 #/* $end pipe-all-hcl */
```

2.3.3 Evaluation

Now, we are going to evaluate the result of part C.

1. Firstly, as shown in the figure below, our modifications do not change the correctness of existing instructions.

```
File Edit View Search Terminal Help
60
         OK
61
         OK
62
         OK
63
         OK
64
         OK
128
         OK
192
         OK
         OK
256
68/68 pass correctness test
```

2. Secondly, as shown in the figure below, the ncopy file is 948bytes, less than the required 1000bytes.

```
lingzx@ubuntu:-$ (cd /home/lingzx/Desktop/ComputerArchiteture/prji_2/project1-handout/sim/pipe; ./check-len.pl < ncopy
ncopy length = 948 bytes
litngzx@ubuntu:-$ [</pre>
```

3. Thirdly, as shown in the figure below, our implementation of iaddl and leave has survived all ISA checks.

```
lingzx@ubuntu:~

File Edit View Search Terminal Help
lingzx@ubuntu:~$ (cd /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/ptest;
M=/home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -1
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim -1
Simulating with /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 59 ISA Checks Succeed
./jtest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
./ctest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 96 ISA Checks Succeed
./ctest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 22 ISA Checks Succeed
./htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 28 ISA Checks Succeed
./htest.pl -s /home/lingzx/Desktop/ComputerArchiteture/prj1_2/project1-handout/sim/pipe/psim All 870 ISA Checks Succeed
.lingzx@ubuntu:~$
```

4. Fourthly, as shown in the figure above, our ncopy function achives an average CPE of 9.89, less than 10.0, which means ncopy performs very well. As expected, the larger the number of elements is, the better the function performs. That is because when there are only several elements, loop unrolling and loose ends increase branch instructions; however, when the number is larger, the reduction of branch instructions caused by loop unrolling becomes remarkable.

3 Conclusion

3.1 Problems

There are many obstacles in the project. And we are going to share some here.

- 1. Firstly, adjustment to new languages. You can never image how we feel when starting the project. It is just like language bombing. Both Y86 and HCL are new to us. And the related resources on the Internet are so poor that we have no idea how to start. However, after days of searching and thinking, we gradually adjust ourselves to the new languages. Y86 is similar to but much simpler than X86 and MIPS familiar to us. As for HCL, though more complex, the project does not require us to fully master it. It is enough if we just known how to make the logic clear. Besides, thanks to CSAPP, we can acquire a lot of related materials in the book.
- 2. Secondly, debugging assembly codes run by pipeline processor. It is amazingly difficult to debug our codes running by a pipeline processor. Just as the pipeline architecture is complex, the procedure of debugging is complex, too. The codes are not finished line by line. An instruction is finished in the M or WB stage and the next several instructions are already on the way. However, this does not both us in the end. Gradually, we learn to examine the contents of states and inputs of different stages and this exactly deepens our understanding of pipeline processors.
- 3. Thirdly, understanding of stack pointer. This is exactly a detail problem. In this semester, we have read a lot of assembly codes but wrote little. The stack is used when passing arguments, saving registers and calling functions. As written in the given Y86 code examples, the convention is

that, on entering a function, we save the base pointer(ebp), and copy the stack pointer(esp) to the base pointer. It takes us a long time to figure out why the address of the first argument is ebp+8. And finally, by carefully observing the contents of the stack, we found when esp is copied to ebp, the stack is pushed twice: one is to save the return address and the other is to save ebp. Also, on the same problem, we spend a long time to debug our rsum function just because we pass an argument when calling the function by pushing the stack BUT forgot to pop the stack to restore the stack pointer after the function is returned.

3.2 Achievements

- 1. Firstly, it is great to see we have achieved an average CPE less than 10.0. This a result of our careful design of our logic and implementation. And all of us three members have contributed a lot in the process.
- Secondly, we have successfully implemented leave instruction. Leave is more complicated than iaddl, especially in the pipeline architecture because it involves necessary load-read hazard, but we have implemented it.