Project 1: Optimizing the Performance of a Pipelined Processor

000, x, x-email
001, y, y-email
002, z, z-email

April 29, 2018

1 Introduction

[In this section you should briefly introduce the task in your own words, and what youve done in this project. A simple copy from project1.pdf is not permitted.]

[You should also list the arrangement of each member here. For example, you can write, student-x finished part A and B, student-y finished part C and student-z finished the report (of course we suggest each student to make contributions to coding tasks.)]

2 Experiments

[This is the main part of your report. It includes three parts and in each part, you need to write concretely, logically but not in full details.]

2.1 Part A

2.1.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

2.1.2 Code

[In this part, you should place your code and make it readable in Microsoft Word, please. Writing necessary comments for codes is a good habit.]

2.1.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

2.2 Part B

2.2.1 Analysis

[In this part, you should give an overall analysis for the task, like difficult point, core technique and so on.]

2.2.2 Code

[In this part, you should place your code and make it readable in Latex, please. Writing necessary comments for codes is a good habit.]

2.2.3 Evaluation

[In this part, you should place the figures of experiments for your codes, prove the correctness and validate the performance with your own words for each figures explanation.]

2.3 Part C

2.3.1 Analysis

In this part, we are required to optimize the performance of a function ncopy, which copies the data from source address to destine address and return the number of positive integers contained in the source. And to achieve this goal, optimization of both algorithm and hardware is allowed. So, this part is a test of our overall capability of pipeline architecture.

The performance of the function is evaluated with CPE, so what we need to do is to reduce average CPE as more as possible. The difficulties lie in several aspects below, and we have also figured out the answer.

1. What makes the function perform poorly? A: Great number of branch instructions, high cost of computation involving immediate integers and stall penalty from load-read instructions. We are not talking about misprediction penalty of conditional branches but just the proportion of branch instructions that would cost a lot of cycles.

2. How can we reduce branch instructions, computation cost and stall penalty? A: Reduce instructions of conditional branches to improve our algorithm, add new instruction(s) to increase support for immediate computation and adjust sequence of some instructions.

3. What should we do in software layer? A: Modify ncopy.ys, and apply technique of loop unrolling to reduce number of branch instructions, use instruction(s) that supports immediate computation better when necessary and adjust sequence of some instructions that would cause a data hazard.

4. What should we do in hardware layer? A: Modify pipe-full.hcl, and implement logic that supports immediate computation, that is iaddl. (Apart from iaddl, ileave is also implemented here according to the requirement but it is found to be of no use in this part.) Now we will elaborate what we do here.

Firstly, loop unrolling. Technique of loop unrolling reduces the number of branch instructions and thus reduce the number of instructions to execute. We have a loop that performs ncopy of 16 elements. In the primitive version of ncopy every time a number is copied there would be a check whether the loop should be over. Thus, we reduce the number of instructions by 15 every 16 elements, which also means that the CPE could be decreased by about 15/16 with technique of loop unrolling. Also, we need to tie up some loose ends. To achieve better performance, after the 16-element loop, we do the ncopy work with 8, 4, 2 and 1 element(s) successively if there are that many elements left.

Secondly, use iaddl for immediate computation. Decreasing of len and increasing of count, p_src and p_dst are involved with immediate operands. We could have CPE decreased by 2 with this step.

Thirdly, avoid load-read stall penalty. It is easy to find amrmovl x1, x2 instruction followed by a rmmovl x2, x3 instruction, which intends to copy *p_x1 to *p_x3. But since mrmovl is a load instruction and rmmovl needs to read the same register. So, codes like this would cause a penalty of one cycle. In other words, by inserting some other instructions into the two instructions can decrease the CPE approximately by 1.

Fourthly, implementation of iaddl and ileave. Detailed descriptions of iaddl and leave can be seen in the beginning part of seq-full.hcl and pipe-full.hcl. (Although we are talking about implementation of pipeline processor, but the operations of the two instructions are similar to that of a sequence processor) . iaddl, which adds an immediate operand to a register, can be accomplished by combination of irmovl and addl. leave, which decrease stack pointer and load data to base pointer register memory addressed by itself, can be accomplished y combination of mrmovl and popl. Inspired by instructions similar to them, we could modify the hcl file properly. Here are some further details. Iaddl: instr_vali, need_regids, need_valC, d_srcB = D_rB, d_dstE = D_rB, aluA = valC, aluB = valB, set_cc. leave: instr_vali, need_regids, d_srcA = REBP, d_dstE = RESP, d_dstM = REBP, aluA = E_valA, aluB = 4, mem_addr = M_valA, mem_read, F_stall, D_stall, D_bubble, E_bubble. Using iaddl instruction can also reduce CPE by about 2.

2.3.2 Code

- **ncopy.ys**

```
#/* $begin ncopy-ys */
# 948bytes < 1000bytes
# Average CPE = 9.89
# The trick used in the ncopy function is loop unrolling.
# 1.Fisrt we iteratively 'ncopy' 16 elements until there are fewer
# than 16 elements left.
# 2.Then check if left elements are more than 8, and if so,
# we 'ncopy' 8 elements.
# 3.Repeat procedure2 by checking and 'ncopy' 4, 2, 1 element(s).
# The modifications above reduces number of condition branch
# instructions, and thus improve the performance of CPU.
# Also, some sequences of instructions are modified.
# Src-plus and count-plus instructions are inserted between
# some mrmovl and rmmovl instructions to avoid a stalling
# due to data hazard.
##################################################################
# ncopy.ys - Copy a src block of len ints to dst.
# Return the number of positive ints (>0) contained in src.
#
# Include your name and ID here.
#
# Describe how and why you modified the baseline code.
#
##################################################################
# Do not modify this portion
# Function prologue.
ncopy:  pushl %ebp      # Save old frame pointer
    rrmovl %esp,%ebp    # Set up new frame pointer
    pushl %esi      # Save callee-save regs
    pushl %ebx
    pushl %edi
    mrmovl 8(%ebp),%ebx # src
    mrmovl 16(%ebp),%edx    # len
    mrmovl 12(%ebp),%ecx    # dst

##################################################################
# You can modify this portion
xorl %eax,%eax      # count = 0;

############### Iteratively 'ncopy' 16 elements until ##############
############### fewer than 16 elements left. ##############
Loop5:  iaddl  $-16,%edx    # len-=16 > 0 ?
    jl Loop4        # if so, goto Loop:

    mrmovl (%ebx), %esi # read val from src...
    andl %esi, %esi     # val <= 0?
    jle Npos51      # if so, goto Npos:
    iaddl  $1, %eax     # count++
Npos51: rmmovl %esi, (%ecx) # ...and store it to dst

```

```
51      mrmovl 4(%ebx), %esi    # read val from src...
52      andl %esi, %esi         # val <= 0?
53      jle Npos52              # if so, goto Npos:
54      iaddl  $1, %eax         # count++
55  Npos52: rmmovl %esi, 4(%ecx)    # ...and store it to dst
56
57      mrmovl 8(%ebx), %esi    # read val from src...
58      andl %esi, %esi         # val <= 0?
59      jle Npos53              # if so, goto Npos:
60      iaddl  $1, %eax         # count++
61  Npos53: rmmovl %esi, 8(%ecx)    # ...and store it to dst
62
63      mrmovl 12(%ebx), %esi   # read val from src...
64      andl %esi, %esi         # val <= 0?
65      jle Npos54              # if so, goto Npos:
66      iaddl  $1, %eax         # count++
67  Npos54: rmmovl %esi, 12(%ecx)   # ...and store it to dst
68
69      mrmovl 16(%ebx), %esi   # read val from src...
70      andl %esi, %esi         # val <= 0?
71      jle Npos55              # if so, goto Npos:
72      iaddl  $1, %eax         # count++
73  Npos55: rmmovl %esi, 16(%ecx)   # ...and store it to dst
74
75      mrmovl 20(%ebx), %esi   # read val from src...
76      andl %esi, %esi         # val <= 0?
77      jle Npos56              # if so, goto Npos:
78      iaddl  $1, %eax         # count++
79  Npos56: rmmovl %esi, 20(%ecx)   # ...and store it to dst
80
81      mrmovl 24(%ebx), %esi   # read val from src...
82      andl %esi, %esi         # val <= 0?
83      jle Npos57              # if so, goto Npos:
84      iaddl  $1, %eax         # count++
85  Npos57: rmmovl %esi, 24(%ecx)   # ...and store it to dst
86
87      mrmovl 28(%ebx), %esi   # read val from src...
88      andl %esi, %esi         # val <= 0?
89      jle Npos58              # if so, goto Npos:
90      iaddl  $1, %eax         # count++
91  Npos58: rmmovl %esi, 28(%ecx)   # ...and store it to dst
92
93      mrmovl 32(%ebx), %esi   # read val from src...
94      andl %esi, %esi         # val <= 0?
95      jle Npos59              # if so, goto Npos:
96      iaddl  $1, %eax         # count++
97  Npos59: rmmovl %esi, 32(%ecx)   # ...and store it to dst
98
99      mrmovl 36(%ebx), %esi   # read val from src...
100     andl %esi, %esi         # val <= 0?
101     jle Npos510             # if so, goto Npos:
102     iaddl  $1, %eax         # count++
103 Npos510:rmmovl %esi, 36(%ecx)   # ...and store it to dst
104
105     mrmovl 40(%ebx), %esi   # read val from src...
106     andl %esi, %esi         # val <= 0?
107     jle Npos511             # if so, goto Npos:
```

```
108     iaddl  $1, %eax      # count++
109 Npos511:rmmovl %esi, 40(%ecx)   # ...and store it to dst
110
111     mrmovl 44(%ebx), %esi   # read val from src...
112     andl %esi, %esi      # val <= 0?
113     jle Npos512      # if so, goto Npos:
114     iaddl  $1, %eax      # count++
115 Npos512:rmmovl %esi, 44(%ecx)   # ...and store it to dst
116
117     mrmovl 48(%ebx), %esi   # read val from src...
118     andl %esi, %esi      # val <= 0?
119     jle Npos513      # if so, goto Npos:
120     iaddl  $1, %eax      # count++
121 Npos513:rmmovl %esi, 48(%ecx)   # ...and store it to dst
122
123     mrmovl 52(%ebx), %esi   # read val from src...
124     andl %esi, %esi      # val <= 0?
125     jle Npos514      # if so, goto Npos:
126     iaddl  $1, %eax      # count++
127 Npos514:rmmovl %esi, 52(%ecx)   # ...and store it to dst
128
129     mrmovl 56(%ebx), %esi   # read val from src...
130     andl %esi, %esi      # val <= 0?
131     jle Npos515      # if so, goto Npos:
132     iaddl  $1, %eax      # count++
133 Npos515:rmmovl %esi, 56(%ecx)   # ...and store it to dst
134
135     mrmovl 60(%ebx), %esi   # read val from src...
136     iaddl  $64,%ebx      # src+=16
137     rmmovl %esi, 60(%ecx)   # ...and store it to dst
138     andl %esi, %esi      # val <= 0?
139     jle Npos516      # if so, goto Npos:
140     iaddl  $1, %eax      # count++
141 Npos516:iaddl  $64,%ecx      # dst+=16
142     jmp Loop5        # goto Loop:
143 ########## Iterative 'ncopy' of 16 elements is over
    ############
144
145
146
147 ### Check if left elements are more than 8, and if so,
    ########
148 ### we 'ncopy' 8 elements.          ################
149 Loop4:  iaddl  $8,%edx       # len-=4 > 0 ?
150     jl Loop3         # if so, goto Loop:
151
152     mrmovl (%ebx), %esi # read val from src...
153     andl %esi, %esi      # val <= 0?
154     jle Npos41       # if so, goto Npos:
155     iaddl  $1, %eax      # count++
156 Npos41: rmmovl %esi, (%ecx) # ...and store it to dst
157
158     mrmovl 4(%ebx), %esi    # read val from src...
159     andl %esi, %esi      # val <= 0?
160     jle Npos42       # if so, goto Npos:
161     iaddl  $1, %eax      # count++
162 Npos42: rmmovl %esi, 4(%ecx)    # ...and store it to dst
```

```
163
164     mrmovl 8(%ebx), %esi    # read val from src...
165     andl %esi, %esi     # val <= 0?
166     jle Npos43      # if so, goto Npos:
167     iaddl  $1, %eax     # count++
168 Npos43: rmmovl %esi, 8(%ecx)    # ...and store it to dst
169
170     mrmovl 12(%ebx), %esi   # read val from src...
171     andl %esi, %esi     # val <= 0?
172     jle Npos44      # if so, goto Npos:
173     iaddl  $1, %eax     # count++
174 Npos44: rmmovl %esi, 12(%ecx)   # ...and store it to dst
175
176     mrmovl 16(%ebx), %esi   # read val from src...
177     andl %esi, %esi     # val <= 0?
178     jle Npos45      # if so, goto Npos:
179     iaddl  $1, %eax     # count++
180 Npos45: rmmovl %esi, 16(%ecx)   # ...and store it to dst
181
182     mrmovl 20(%ebx), %esi   # read val from src...
183     andl %esi, %esi     # val <= 0?
184     jle Npos46      # if so, goto Npos:
185     iaddl  $1, %eax     # count++
186 Npos46: rmmovl %esi, 20(%ecx)   # ...and store it to dst
187
188     mrmovl 24(%ebx), %esi   # read val from src...
189     andl %esi, %esi     # val <= 0?
190     jle Npos47      # if so, goto Npos:
191     iaddl  $1, %eax     # count++
192 Npos47: rmmovl %esi, 24(%ecx)   # ...and store it to dst
193
194     mrmovl 28(%ebx), %esi   # read val from src...
195     iaddl  $32,%ebx     # src+=8
196     rmmovl %esi, 28(%ecx)   # ...and store it to dst
197     andl %esi, %esi     # val <= 0?
198     jle Npos48      # if so, goto Npos:
199     iaddl  $1, %eax     # count++
200 Npos48: iaddl  $32,%ecx     # dst+=8
201     iaddl  $-8,%edx
202 ######### End of 8-element checking and 'ncopy ##########
203
204
205 ### Check if left elements are more than 4, and if so,
    ########
206 ### we 'ncopy' 4 elements.          ################
207 Loop3:  iaddl  $4,%edx      # len-=4 > 0 ?
208     jl Loop2        # if so, goto Loop:
209
210     mrmovl (%ebx), %esi # read val from src...
211     andl %esi, %esi     # val <= 0?
212     jle Npos31      # if so, goto Npos:
213     iaddl  $1, %eax     # count++
214 Npos31: rmmovl %esi, (%ecx) # ...and store it to dst
215
216     mrmovl 4(%ebx), %esi    # read val from src...
217     andl %esi, %esi     # val <= 0?
218     jle Npos32      # if so, goto Npos:
```

```
219     iaddl  $1, %eax     # count++
220 Npos32: rmmovl %esi, 4(%ecx)    # ...and store it to dst
221
222     mrmovl 8(%ebx), %esi    # read val from src...
223     andl %esi, %esi     # val <= 0?
224     jle Npos33      # if so, goto Npos:
225     iaddl  $1, %eax     # count++
226 Npos33: rmmovl %esi, 8(%ecx)    # ...and store it to dst
227
228     mrmovl 12(%ebx), %esi   # read val from src...
229     iaddl  $16,%ebx     # src++++++++
230     rmmovl %esi, 12(%ecx)   # ...and store it to dst
231     andl %esi, %esi     # val <= 0?
232     jle Npos34      # if so, goto Npos:
233     iaddl  $1, %eax     # count++
234 Npos34: iaddl  $16,%ecx     # dst++++++++
235     iaddl  $-4,%edx
236 ######### End of 4-element checking and 'ncopy ##########
237
238
239 ### Check if left elements are more than 2, and if so,
        ########
240 ### we 'ncopy' 2 elements.          ###############
241 Loop2:  iaddl  $2,%edx      # len+2 < 0 ?
242     jl Loop1        # if so, goto Loop1:
243     mrmovl (%ebx), %esi # read val from src...
244     andl %esi, %esi     # val <= 0?
245     jle Npos21      # if so, goto Npos:
246     iaddl  $1, %eax     # count++
247 Npos21: rmmovl %esi, (%ecx) # ...and store it to dst
248     mrmovl 4(%ebx), %esi    # read val from src...
249     iaddl  $8,%ebx      # src++++
250     rmmovl %esi, 4(%ecx)    # ...and store it to dst
251     andl %esi, %esi     # val <= 0?
252     jle Npos22      # if so, goto Npos:
253     iaddl  $1, %eax     # count++
254 Npos22: iaddl  $8, %ecx     # dst++++
255     iaddl  $-2,%edx
256 ######### End of 2-element checking and 'ncopy ##########
257
258
259 ### Check if left elements are more than 1, and if so,
        ########
260 ### we 'ncopy' 1 elements.          ###############
261 Loop1:  iaddl $1,%edx       # len+1 < 0?
262     jl Done         # if so, goto Done:
263     mrmovl (%ebx), %esi # read val from src...
264     iaddl  $4,%ebx      # src++
265     rmmovl %esi, (%ecx) # ...and store it to dst
266     andl %esi, %esi     # val <= 0?
267     jle Done        # if so, goto Npos:
268     iaddl  $1, %eax     # count++
269 ######### End of 1-element checking and 'ncopy ##########
270
271 # Do not modify the following section of code
272 # Function epilogue.
273 Done:
```

```
    popl %edi               # Restore callee-save registers
    popl %ebx
    popl %esi
    rrmovl %ebp, %esp
    popl %ebp
    ret
##################################################################
# Keep the following label at the end of your function
End:
#/* $end ncopy-ys */


```

- **pipe-full.hcl**

```
#/* $begin pipe-all-hcl */
##################################################################
#    HCL Description of Control for Pipelined Y86 Processor      #
#    Copyright (C) Randal E. Bryant, David R. O'Hallaron, 2010   #
##################################################################

## Your task is to implement the iaddl and leave instructions
## The file contains a declaration of the icodes
## for iaddl (IIADDL) and leave (ILEAVE).
## Your job is to add the rest of the logic to make it work

##################################################################
##################################################################
#                    Leader's name and ID.                       #
##################################################################
#Descriptions:                                                   #
# Both instructions leave and iaddl are implemented here, which are#
# similar to those of 'seq'.                                     #
# For iaddl/IIADDL, the work is almost the same as that of 'seq'  #
# version. The difference is that information, such as source    #
# register or destine register is acquired from pipeline registers.#
# (It's very lucky to see all forwarding logic has already been  #
# implmeneted)                                                   #
# For leave/ILEAVE, the work is more complicated. Since this is a #
# load instruction, attention must be paid to avoidance of data  #
# hazards. By careful analysis, we decide that ILEAVE can be     #
# grouped with IMRMOVL, IPOPL when coping with data hazards, which #
# largely reduced complexity of the job.                         #
##################################################################
#iaddl Details:                                                  #
```

```
# 1.instr_valid                                 #
# 2.need_regids                                 #
# 3.need_valC                                   #
# 4.d_srcB - D_rB                               #
# 5.d_dstE - D_rB                               #
# 6.aluA - valC                                 #
# 7.aluB - valB                                 #
# 8.set_cc                                  #
#leave Details:                                 #
# 1.instr_vali                                  #
# 2.need_regids                                 #
# 3.d_srcA - REBP                               #
# 4.d_dstE - RESP                               #
# 5.d_dstM - REBP                               #
# 6.aluA - E_valA                               #
# 7.aluB - 4                                    #
# 8.mem_addr - M_valA                               #
# 9.mem_read                                    #
# 10.F_stall                                    #
# 11.D_stall                                    #
# 12.D_bubble                                   #
# 13.E_bubble                                   #
#############################################################
#############################################################

#############################################################
#    C Include's.  Don't alter these                        #
#############################################################

quote '#include <stdio.h>'
quote '#include "isa.h"'
quote '#include "pipeline.h"'
quote '#include "stages.h"'
quote '#include "sim.h"'
quote 'int sim_main(int argc, char *argv[]);'
quote 'int main(int argc, char *argv[]){return sim_main(argc,
    argv);}'

#############################################################
#    Declarations.  Do not change/remove/delete any of these#
#############################################################

##### Symbolic representation of Y86 Instruction Codes
    #############
intsig INOP     'I_NOP'
intsig IHALT    'I_HALT'
intsig IRRMOVL  'I_RRMOVL'
intsig IIRMOVL  'I_IRMOVL'
intsig IRMMOVL  'I_RMMOVL'
intsig IMRMOVL  'I_MRMOVL'
intsig IOPL 'I_ALU'
intsig IJXX 'I_JMP'
intsig ICALL    'I_CALL'
intsig IRET 'I_RET'
intsig IPUSHL   'I_PUSHL'
```

```
84 intsig IPOPL     'I_POPL'
85 # Instruction code for iaddl instruction
86 intsig IIADDL    'I_IADDL'
87 # Instruction code for leave instruction
88 intsig ILEAVE    'I_LEAVE'
89
90 ##### Symbolic represenations of Y86 function codes
       #####
91 intsig FNONE     'F_NONE'         # Default function code
92
93 ##### Symbolic representation of Y86 Registers referenced
       #####
94 intsig RESP      'REG_ESP'              # Stack Pointer
95 intsig REBP      'REG_EBP'              # Frame Pointer
96 intsig RNONE     'REG_NONE'             # Special value
       indicating "no register"
97
98 ##### ALU Functions referenced explicitly
       ############################
99 intsig ALUADD    'A_ADD'           # ALU should add its
       arguments
100
101 ##### Possible instruction status values
       #####
102 intsig SBUB 'STAT_BUB'  # Bubble in stage
103 intsig SAOK 'STAT_AOK'  # Normal execution
104 intsig SADR 'STAT_ADR'  # Invalid memory address
105 intsig SINS 'STAT_INS'  # Invalid instruction
106 intsig SHLT 'STAT_HLT'  # Halt instruction encountered
107
108 ##### Signals that can be referenced by control logic
       ###############
109
110 ##### Pipeline Register F
       ############################################
111
112 intsig F_predPC 'pc_curr->pc'        # Predicted value of PC
113
114 ##### Intermediate Values in Fetch Stage
       ############################
115
116 intsig imem_icode  'imem_icode'      # icode field from
       instruction memory
117 intsig imem_ifun   'imem_ifun'       # ifun  field from
       instruction memory
118 intsig f_icode  'if_id_next->icode'  # (Possibly modified)
       instruction code
119 intsig f_ifun   'if_id_next->ifun'   # Fetched instruction
       function
120 intsig f_valC   'if_id_next->valc'   # Constant data of
       fetched instruction
121 intsig f_valP   'if_id_next->valp'   # Address of following
       instruction
122 boolsig imem_error 'imem_error'      # Error signal from
       instruction memory
123 boolsig instr_valid 'instr_valid'    # Is fetched instruction
       valid?
```

```
124
125 ##### Pipeline Register D
    ########################################
126 intsig D_icode 'if_id_curr->icode'   # Instruction code
127 intsig D_rA 'if_id_curr->ra'         # rA field from
    instruction
128 intsig D_rB 'if_id_curr->rb'         # rB field from
    instruction
129 intsig D_valP 'if_id_curr->valp'     # Incremented PC
130
131 ##### Intermediate Values in Decode Stage
    ############################
132
133 intsig d_srcA    'id_ex_next->srca' # srcA from decoded
    instruction
134 intsig d_srcB    'id_ex_next->srcb' # srcB from decoded
    instruction
135 intsig d_rvalA 'd_regvala'       # valA read from register
    file
136 intsig d_rvalB 'd_regvalb'       # valB read from register
    file
137
138 ##### Pipeline Register E
    ########################################
139 intsig E_icode 'id_ex_curr->icode'   # Instruction code
140 intsig E_ifun  'id_ex_curr->ifun'    # Instruction function
141 intsig E_valC  'id_ex_curr->valc'    # Constant data
142 intsig E_srcA  'id_ex_curr->srca'    # Source A register ID
143 intsig E_valA  'id_ex_curr->vala'    # Source A value
144 intsig E_srcB  'id_ex_curr->srcb'    # Source B register ID
145 intsig E_valB  'id_ex_curr->valb'    # Source B value
146 intsig E_dstE 'id_ex_curr->deste'    # Destination E register
    ID
147 intsig E_dstM 'id_ex_curr->destm'    # Destination M register
    ID
148
149 ##### Intermediate Values in Execute Stage
    ############################
150 intsig e_valE 'ex_mem_next->vale'   # valE generated by ALU
151 boolsig e_Cnd 'ex_mem_next->takebranch' # Does condition hold?
152 intsig e_dstE 'ex_mem_next->deste'      # dstE (possibly
    modified to be RNONE)
153
154 ##### Pipeline Register M
    ############################
155 intsig M_stat 'ex_mem_curr->status'     # Instruction status
156 intsig M_icode 'ex_mem_curr->icode' # Instruction code
157 intsig M_ifun  'ex_mem_curr->ifun'  # Instruction function
158 intsig M_valA  'ex_mem_curr->vala'      # Source A value
159 intsig M_dstE 'ex_mem_curr->deste'  # Destination E register
    ID
160 intsig M_valE  'ex_mem_curr->vale'      # ALU E value
161 intsig M_dstM 'ex_mem_curr->destm'  # Destination M register
    ID
162 boolsig M_Cnd 'ex_mem_curr->takebranch' # Condition flag
163 boolsig dmem_error 'dmem_error'         # Error signal from
    instruction memory
```

```
164
165 ##### Intermediate Values in Memory Stage
    ############################
166 intsig m_valM 'mem_wb_next->valm'   # valM generated by memory
167 intsig m_stat 'mem_wb_next->status' # stat (possibly modified
    to be SADR)
168
169 ##### Pipeline Register W
    ##########################################
170 intsig W_stat 'mem_wb_curr->status'     # Instruction status
171 intsig W_icode 'mem_wb_curr->icode' # Instruction code
172 intsig W_dstE 'mem_wb_curr->deste'  # Destination E register
    ID
173 intsig W_valE  'mem_wb_curr->vale'      # ALU E value
174 intsig W_dstM 'mem_wb_curr->destm'  # Destination M register
    ID
175 intsig W_valM  'mem_wb_curr->valm'  # Memory M value
176
177 ##################################################################

178 #    Control Signal Definitions.
           #
179 ##################################################################


180
181 ################ Fetch Stage
    ###################################
182
183 ## What address should instruction be fetched at
184 int f_pc = [
185     # Mispredicted branch.  Fetch at incremented PC
186     M_icode == IJXX && !M_Cnd : M_valA;
187     # Completion of RET instruction.
188     W_icode == IRET : W_valM;
189     # Default: Use predicted value of PC
190     1 : F_predPC;
191 ];
192
193 ## Determine icode of fetched instruction
194 int f_icode = [
195     imem_error : INOP;
196     1: imem_icode;
197 ];
198
199 # Determine ifun
200 int f_ifun = [
201     imem_error : FNONE;
202     1: imem_ifun;
203 ];
204
205 # Is instruction valid?
206 bool instr_valid = f_icode in
207     { INOP, IHALT, IRRMOVL, IIRMOVL, IRMMOVL, IMRMOVL, IIADDL,
      ILEAVE,
208       IOPL, IJXX, ICALL, IRET, IPUSHL, IPOPL };
209
210 # Determine status code for fetched instruction
```

```
211 int f_stat = [
212     imem_error: SADR;
213     !instr_valid : SINS;
214     f_icode == IHALT : SHLT;
215     1 : SAOK;
216 ];
217
218 # Does fetched instruction require a regid byte?
219 bool need_regids =
220     f_icode in { IRRMOVL, IOPL, IPUSHL, IPOPL, IIADDL, ILEAVE,
221                  IIRMOVL, IRMMOVL, IMRMOVL };
222
223 # Does fetched instruction require a constant word?
224 bool need_valC =
225     f_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IJXX, ICALL,
    IIADDL };
226
227 # Predict next value of PC
228 int f_predPC = [
229     f_icode in { IJXX, ICALL } : f_valC;
230     1 : f_valP;
231 ];
232
233 ################ Decode Stage
    ###################################
234
235
236 ## What register should be used as the A source?
237 int d_srcA = [
238     D_icode in { IRRMOVL, IRMMOVL, IOPL, IPUSHL  } : D_rA;
239     D_icode in { IPOPL, IRET } : RESP;
240     D_icode in { ILEAVE } : REBP;
241     1 : RNONE; # Don't need register
242 ];
243
244 ## What register should be used as the B source?
245 int d_srcB = [
246     D_icode in { IOPL, IRMMOVL, IMRMOVL, IIADDL  } : D_rB;
247     D_icode in { IPUSHL, IPOPL, ICALL, IRET } : RESP;
248     1 : RNONE;  # Don't need register
249 ];
250
251 ## What register should be used as the E destination?
252 int d_dstE = [
253     D_icode in { IRRMOVL, IIRMOVL, IOPL, IIADDL} : D_rB;
254     D_icode in { IPUSHL, IPOPL, ICALL, IRET, ILEAVE } : RESP;
255     1 : RNONE;  # Don't write any register
256 ];
257
258 ## What register should be used as the M destination?
259 int d_dstM = [
260     D_icode in { IMRMOVL, IPOPL } : D_rA;
261     D_icode in { ILEAVE } : REBP;
262     1 : RNONE;  # Don't write any register
263 ];
264
265 ## What should be the A value?
```

```
## Forward into decode stage for valA
int d_valA = [
    D_icode in { ICALL, IJXX } : D_valP; # Use incremented PC
    d_srcA == e_dstE : e_valE;    # Forward valE from execute
    d_srcA == M_dstM : m_valM;    # Forward valM from memory
    d_srcA == M_dstE : M_valE;    # Forward valE from memory
    d_srcA == W_dstM : W_valM;    # Forward valM from write
    back
    d_srcA == W_dstE : W_valE;    # Forward valE from write
    back
    1 : d_rvalA;  # Use value read from register file
];

int d_valB = [
    d_srcB == e_dstE : e_valE;    # Forward valE from execute
    d_srcB == M_dstM : m_valM;    # Forward valM from memory
    d_srcB == M_dstE : M_valE;    # Forward valE from memory
    d_srcB == W_dstM : W_valM;    # Forward valM from write
    back
    d_srcB == W_dstE : W_valE;    # Forward valE from write
    back
    1 : d_rvalB;  # Use value read from register file
];

################ Execute Stage
    ###################################

## Select input A to ALU
int aluA = [
    E_icode in { IRRMOVL, IOPL, ILEAVE } : E_valA;
    E_icode in { IIRMOVL, IRMMOVL, IMRMOVL, IIADDL } : E_valC;
    E_icode in { ICALL, IPUSHL } : -4;
    E_icode in { IRET, IPOPL } : 4;
    # Other instructions don't need ALU
];

## Select input B to ALU
int aluB = [
    E_icode in { IRMMOVL, IMRMOVL, IOPL, ICALL,
             IPUSHL, IRET, IPOPL, IIADDL } : E_valB;
    E_icode in { IRRMOVL, IIRMOVL } : 0;
    E_icode in { ILEAVE } : 4;
    # Other instructions don't need ALU
];

## Set the ALU function
int alufun = [
    E_icode == IOPL : E_ifun;
    1 : ALUADD;
];

## Should the condition codes be updated?
bool set_cc = (E_icode in {IOPL, IIADDL } ) &&
    # State changes only during normal operation
    !m_stat in { SADR, SINS, SHLT } && !W_stat in { SADR, SINS
    , SHLT };

```

```
317 ## Generate valA in execute stage
318 int e_valA = E_valA;    # Pass valA through stage
319
320 ## Set dstE to RNONE in event of not-taken conditional move
321 int e_dstE = [
322     E_icode == IRRMOVL && !e_Cnd : RNONE;
323     1 : E_dstE;
324 ];
325
326 ################ Memory Stage
    ######################################
327
328 ## Select memory address
329 int mem_addr = [
330     M_icode in { IRMMOVL, IPUSHL, ICALL, IMRMOVL } : M_valE;
331     M_icode in { IPOPL, IRET } : M_valA;
332     M_icode in { ILEAVE } : M_valA;
333     # Other instructions don't need address
334 ];
335
336 ## Set read control signal
337 bool mem_read = M_icode in { IMRMOVL, IPOPL, IRET, ILEAVE };
338
339 ## Set write control signal
340 bool mem_write = M_icode in { IRMMOVL, IPUSHL, ICALL };
341
342 #/* $begin pipe-m_stat-hcl */
343 ## Update the status
344 int m_stat = [
345     dmem_error : SADR;
346     1 : M_stat;
347 ];
348 #/* $end pipe-m_stat-hcl */
349
350 ## Set E port register ID
351 int w_dstE = W_dstE;
352
353 ## Set E port value
354 int w_valE = W_valE;
355
356 ## Set M port register ID
357 int w_dstM = W_dstM;
358
359 ## Set M port value
360 int w_valM = W_valM;
361
362 ## Update processor status
363 int Stat = [
364     W_stat == SBUB : SAOK;
365     1 : W_stat;
366 ];
367
368 ################ Pipeline Register Control
    ######################
369
370 # Should I stall or inject a bubble into Pipeline Register F?
371 # At most one of these can be true.
```

```
372 bool F_bubble = 0;
373 bool F_stall =
374     # Conditions for a load/use hazard
375     E_icode in { IMRMOVL, IPOPL, ILEAVE } &&    #Dst value
        generated after M stage
376      E_dstM in { d_srcA, d_srcB } ||    #but D needs the
        registers
377     # Stalling at fetch while ret passes through pipeline
378     IRET in { D_icode, E_icode, M_icode };
379
380 # Should I stall or inject a bubble into Pipeline Register D?
381 # At most one of these can be true.
382 bool D_stall =
383     # Conditions for a load/use hazard
384     E_icode in { IMRMOVL, IPOPL, ILEAVE } &&    #Dst value
        generated after M stage
385      E_dstM in { d_srcA, d_srcB };      #but E needs the
        registers
386
387 bool D_bubble =
388     # Mispredicted branch
389     (E_icode == IJXX && !e_Cnd) ||
390     # Stalling at fetch while ret passes through pipeline
391     # but not condition for a load/use hazard
392     !(E_icode in { IMRMOVL, IPOPL, ILEAVE } && E_dstM in {
        d_srcA, d_srcB }) &&
393       IRET in { D_icode, E_icode, M_icode };
394
395 # Should I stall or inject a bubble into Pipeline Register E?
396 # At most one of these can be true.
397 bool E_stall = 0;
398 bool E_bubble =
399     # Mispredicted branch
400     (E_icode == IJXX && !e_Cnd) ||
401     # Conditions for a load/use hazard
402     E_icode in { IMRMOVL, IPOPL, ILEAVE } &&
403      E_dstM in { d_srcA, d_srcB};
404
405 # Should I stall or inject a bubble into Pipeline Register M?
406 # At most one of these can be true.
407 bool M_stall = 0;
408 # Start injecting bubbles as soon as exception passes through
        memory stage
409 bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in {
        SADR, SINS, SHLT };
410
411 # Should I stall or inject a bubble into Pipeline Register W?
412 bool W_stall = W_stat in { SADR, SINS, SHLT };
413 bool W_bubble = 0;
414 #/* $end pipe-all-hcl */
415
```

2.3.3 Evaluation

Now, we are going to evaluate the result of part C.

1. Firstly, as shown in the figure below, our modifications do not change the correctness of existing instructions.



2. Secondly, as shown in the figure below, the ncopy file is 948bytes, less than the required 1000bytes.



3. Thirdly, as shown in the figure below, our implementation of iaddl and leave has survived all ISA checks.

4. Fourthly, as shown in the figure above, our ncopy function achives an average CPE of 9.89, less than 10.0, which means ncopy performs very well. As expected, the larger the number of elements is, the better the function performs. That is because when there are only several elements, loop unrolling and loose ends increase branch instructions; however, when the number is larger, the reduction of branch instructions caused by loop unrolling becomes remarkable.



3 Conclusion

3.1 Problems

There are many obstacles in the project. And we are going to share some here.

1. Firstly, adjustment to new languages. You can never image how we feel when starting the project. It is just like language bombing. Both Y86 and HCL are new to us. And the related resources on the Internet are so poor that we have no idea how to start. However, after days of searching and thinking, we gradually adjust ourselves to the new languages. Y86 is similar to but much simpler than X86 and MIPS familiar to us. As for HCL, though more complex, the project does not require us to fully master it. It is enough if we just known how to make the logic clear. Besides, thanks to CSAPP, we can acquire a lot of related materials in the book.

2. Secondly, debugging assembly codes run by pipeline processor. It is amazingly difficult to debug our codes running by a pipeline processor. Just as the pipeline architecture is complex, the procedure of debugging is complex, too. The codes are not finished line by line. An instruction is finished in the M or WB stage and the next several instructions are already on the way. However, this does not both us in the end. Gradually, we learn to examine the contents of states and inputs of different stages and this exactly deepens our understanding of pipeline processors.

3. Thirdly, understanding of stack pointer. This is exactly a detail problem. In this semester, we have read a lot of assembly codes but wrote little. The stack is used when passing arguments, saving registers and calling

functions. As written in the given Y86 code examples, the convention is that, on entering a function, we save the base pointer(ebp), and copy the stack pointer(esp) to the base pointer. It takes us a long time to figure out why the address of the first argument is ebp+8. And finally, by carefully observing the contents of the stack, we found when esp is copied to ebp, the stack is pushed twice: one is to save the return address and the other is to save ebp. Also, on the same problem, we spend a long time to debug our rsum function just because we pass an argument when calling the function by pushing the stack BUT forgot to pop the stack to restore the stack pointer after the function is returned.

3.2 Achievements

1. Firstly, it is great to see we have achieved an average CPE less than 10.0. This a result of our careful design of our logic and implementation. And all of us three members have contributed a lot in the process.

2. Secondly, we have successfully implemented leave instruction. Leave is more complicated than iaddl, especially in the pipeline architecture because it involves necessary load-read hazard, but we have implemented it.