

#### 本科实验报告

课程名称:	计算机组成
姓名:	臧可
学院:	计算机科学与技术学院
系:	计算机科学与技术系
专业:	计算机科学与技术
学号:	3180102095
指导教师:	姜晓红

2020年 6月 26日

#### 浙江大学实验报告

课程名称: 计算机组成 实验类型: 综合

实验项目名称: Lab4--Multi-Cycle-CPU implementation

学生姓名: 臧可 专业: 计算机科学 与技术 学号: 3180102095

同组学生姓名: None 指导老师: 姜晓红

实验地点: None 实验日期: 2020年 6月 26日

# 一、实验目的和要求

1. Object: Build a multi-cycle CPU test application environment

#### Requirement:

- Rebuild Exp03 top-level module with structural description
- Replace single cycle with multi-cycle CPU core
- 2. **Object:** Design a 9+ instruction multi-cycle data path and test the data path

#### **Requirement:**

- Design the logic schematic diagram of the multi-cycle data path
  - R-Type: add, sub, and, or, slt, nor\*;
  - I-Type: lw, sw, beg;
  - J-Type: J
- o Design and implement data path with hardware description language
  - ALU and Regs call the modules designed by Exp04
- Design test plans and test procedures
  - Channel test: I-format channel, R-format channel
- 3. **Object:** Design a 9+ instruction controller, and then expand the multi-cycle CPU instruction set.

Set the controller test plan

#### **Requirement:**

- Design and implement controller with hardware description language
- Not less than the following instructions
  - R-Type: add, sub, and, or, xor, nor, slt, srl\*, jr, jalr, eret \*;
  - I-Type: addi, andi, ori, xori, lui, lw, sw, beq, bne, slti
  - J-Type: J, Jal;
- Encourage personalized design
  - Must be compatible with the basic instruction set
- OP decoding test: R-format, memory access instruction, branch instruction, transfer instruction
- Operation control test: Function decoding test

## 二、 实验内容和原理

Drawing the main \*functions (circuit) graph\*, writing out the logical expressions for the control signals; with the key Verilog code segment.

## Multi\_CPU

```
9
                      output[31:0] Addr_out,
10
                      output[31:0] Data_out,
11
                      output[31:0] Data_in,
12
                      output CPU_MIO,
13
                      input INT,
14
                      output [4:0]state
                                             //Test
15
        );
16
             wire zero, overflow;
17
             wire MemRead, MemWrite, IorD, IRWrite, RegWrite, ALUSrcA, PCWrite,
    PCWriteCond, Branch;
18
             wire[1:0] RegDst, MemtoReg, ALUSrcB, PCSource;
19
             wire[2:0] ALU_operation;
20
             assign mem_w = MemWrite&&(~MemRead);
21
22
             ctrl x_ctrl(.clk(clk),
23
                         .reset(reset),
24
                          .Inst_in(inst_out),
25
                          .zero(zero),
26
                          .overflow(overflow),
27
                          .MIO_ready(MIO_ready),
28
                          .MemRead(MemRead),
29
                          .MemWrite(MemWrite),
30
                          .CPU_MIO(CPU_MIO),
31
                          .IorD(IorD),
32
                          .IRWrite(IRWrite),
33
                          .RegWrite(RegWrite),
34
                          .ALUSrcA(ALUSrcA),
35
                          .PCWrite(PCWrite),
36
                          .PCWriteCond(PCWriteCond),
37
                          .Branch(Branch),
38
                          .RegDst(RegDst),
39
                          .MemtoReg(MemtoReg),
40
                          .ALUSrcB(ALUSrcB),
41
                          .PCSource(PCSource),
                          .ALU_operation(ALU_operation),
43
                          .state_out(state_out)
                         );
44
45
46
             M_datapath x_datapath(.clk(clk),
47
                                    .reset(reset),
48
                                    .MIO_ready(MIO_ready),
49
                                    .IorD(IorD),
50
                                    .IRWrite(IRWrite),
51
                                     .RegWrite(RegWrite),
52
                                    .ALUSrcA(ALUSrcA),
53
                                    .PCWrite(PCWrite),
54
                                    .PCWriteCond(PCWriteCond),
55
                                    .Branch(Branch),
56
                                     .RegDst(RegDst),
57
                                    .MemtoReg(MemtoReg),
58
                                    .ALUSrcB(ALUSrcB),
59
                                    .PCSource(PCSource),
60
                                    .ALU_operation(ALU_operation),
61
                                    .data2CPU(Data_in),
62
                                    .M_addr(Addr_out),
63
                                    .zero(zero),
64
                                    .overflow(overflow),
65
                                    .PC_Current(PC_out),
```

### **M\_datapath**

```
1
     `timescale 1ns / 1ps
 2
 3
    module M_datapath(input clk,
                             input reset,
 4
 5
                             input MIO_ready,
 6
                             input IorD,
 7
                             input IRWrite,
 8
                             input [1:0] RegDst,
 9
                             input RegWrite,
10
                             input [1:0]MemtoReg,
11
                             input ALUSrcA,
12
                             input [1:0]ALUSrcB,
13
                             input [1:0]PCSource,
                             input PCWrite,
14
15
                             input PCWriteCond,
16
                             input Branch,
17
                             input [2:0]ALU_operation,
18
                             output[31:0]PC_Current,
19
                             input [31:0]data2CPU,
20
                             output[31:0]Inst,
21
                             output[31:0]data_out,
22
                             output[31:0]M_addr,
23
                             output zero,
24
                             output overflow
25
26
         assign CE = MIO_ready && (PCWrite || (PCWriteCond && Branch &&
    zero));
27
         assign N0 = 1'b0;
28
         wire[4:0] rs = Inst[25:21];
29
         wire[4:0] rt = Inst[20:16];
30
         wire[4:0] rd = Inst[15:11];
31
         wire[4:0] Wt_addr;
32
         wire[15:0] Imm_16 = Inst[15:0];
33
         wire[31:0] Wt_data, rdata_A, rdata_B, MDR, Alu_A, Alu_B, Imm_32, res,
    PC_Next, ALU_Out;
34
35
         MUX4T1_32 PC_MUX6 (
36
        .IO(res),
37
        .I1(ALU_Out),
38
        .I2({PC_Current[31:28], Inst[25:0], NO, NO}),
39
        .I3(ALU_Out),
40
        .s(PCSource[1:0]),
41
        .o(PC_Next)
42
        );
43
44
          REG32 PC (
45
        .clk(clk),
46
        .rst(reset),
47
        .CE(CE),
48
        .D(PC_Next),
```

```
49
          .Q(PC_Current)
 50
          );
 51
 52
           Regs regs(
 53
           .clk(clk),
 54
           .rst(reset),
 55
           .L_S(RegWrite),
 56
           .R_addr_A(rs),
 57
           .R_addr_B(rt),
 58
           .Wt_addr(Wt_addr),
 59
          .wt_data(Wt_data),
 60
           .rdata_A(rdata_A),
           .rdata_B(rdata_B)
 61
 62
           );
 63
           MUX4T1_5 MUX1(
 64
 65
           .IO(rt),
 66
           .I1(rd),
 67
           .I2(5'b11111),
           .I3(5'b00000),
 68
 69
           .s(RegDst),
 70
           .o(Wt_addr)
 71
           );
 72
 73
           MUX4T1_32 Mem2Reg_MUX2(
 74
           .IO(ALU_Out),
 75
           .I1(MDR),
 76
           .I2({32'h0000_0000}),
 77
           .I3(32'h0000_0000),
 78
           .s(MemtoReg),
 79
           .o(Wt_data)
 80
           );
 81
           alu x_ALU(
 82
 83
           .A(Alu_A),
 84
           .B(Alu_B),
 85
           .ALU_operation(ALU_operation),
 86
           .res(res),
 87
           .zero(zero),
 88
           .overflow(overflow)
 89
           );
 90
 91
           MUX2T1_32 A_MUX4 (
 92
           .IO(rdata_A),
 93
           .I1(PC_Current),
 94
           .s(ALUSrcA),
 95
           .o(Alu_A)
 96
           );
 97
           MUX4T1_32 B_MUX3 (
 98
 99
           .IO(rdata_B),
100
           .I1(32'd4),
101
           .I2(Imm_32),
102
           .13(\{1mm_32[29:0], N0, N0\}),
103
           .s(ALUSrcB),
104
           .o(Alu_B)
105
           );
106
```

```
107
           REG32 ALUout (
108
          .clk(clk),
109
          .rst(1'b0),
110
          .CE(1'b1),
111
          .D(res),
112
          .Q(ALU_Out)
113
          );
114
115
           REG32 IR (
116
          .clk(clk),
117
          .rst(reset),
118
          .CE(IRWrite),
119
          .D(data2CPU),
120
          .Q(Inst)
121
         );
122
123
           REG32 reg_MDR (
124
          .clk(clk),
125
          .rst(1'b0),
126
          .CE(1'b1),
127
          .D(data2CPU),
128
          .Q(MDR)
129
         );
130
131
           MUX2T1_32 MUX5 (
132
           .IO(ALU_Out),
133
           .I1(PC_Current),
134
           .s(IorD),
135
           .o(M_addr)
136
           );
137
138
           Ext_32 U5 (
139
          .imm_16(Imm_16),
140
          .\,\mathsf{imm}\_32\,(\mathsf{Imm}\_32)
141
         );
142
143
           assign data_out = rdata_B;
144
145
     endmodule
```

## M\_datapath\_sim

M\_datapath simulation excitation code

```
1
    `timescale 1ns / 1ps
2
3
    module m_datapath_sim;
4
5
        // Inputs
6
        reg clk;
7
        reg reset;
8
        reg MIO_ready;
9
        reg IorD;
10
        reg IRWrite;
11
        reg [1:0] RegDst;
12
        reg RegWrite;
13
        reg [1:0] MemtoReg;
```

```
14
        reg ALUSrcA;
15
        reg [1:0] ALUSTCB;
16
        reg [1:0] PCSource;
17
        reg PCWrite;
18
        reg PCWriteCond;
19
        reg Branch;
20
        reg [2:0] ALU_operation;
        reg [31:0] data2CPU;
21
22
23
        // Outputs
        wire [31:0] PC_Current;
24
25
        wire [31:0] Inst;
26
        wire [31:0] data_out;
27
        wire [31:0] M_addr;
28
        wire zero;
29
        wire overflow;
30
        // Instantiate the Unit Under Test (UUT)
31
32
        M_datapath uut (
33
             .c1k(c1k),
             .reset(reset),
34
35
             .MIO_ready(MIO_ready),
36
             .IorD(IorD),
37
             .IRWrite(IRWrite),
38
             .RegDst(RegDst),
39
             .RegWrite(RegWrite),
40
             .MemtoReg(MemtoReg),
41
             .ALUSrcA(ALUSrcA),
42
             .ALUSrcB(ALUSrcB),
43
             .PCSource(PCSource),
44
             .PCWrite(PCWrite),
45
             .PCWriteCond(PCWriteCond),
46
             .Branch(Branch),
47
             .ALU_operation(ALU_operation),
48
             .PC_Current(PC_Current),
49
             .data2CPU(data2CPU),
50
             .Inst(Inst),
51
             .data_out(data_out),
52
             .M_addr(M_addr),
53
             .zero(zero),
54
             .overflow(overflow)
55
        );
56
57
        initial begin
58
             // Initialize Inputs
59
             c1k = 0;
60
             reset = 1;
61
             MIO_ready = 1;
62
             IorD = 0;
63
             IRWrite = 1;
64
             RegDst = 0;
65
             RegWrite = 0;
66
             MemtoReg = 0;
67
             ALUSrcA = 0;
68
             ALUSTCB = 0;
69
             PCSource = 0;
70
             PCWrite = 0;
71
             PCWriteCond = 0;
```

```
72
             Branch = 0;
 73
             ALU_operation = 0;
 74
             data2CPU = 0;
 75
 76
             // Wait 100 ns for global reset to finish
 77
             #100;
 78
             // Add stimulus here
 79
 80
                 reset = 0;
 81
                     //J 1000
                     //Start
 82
 83
                     IorD = 0;
 84
                     IRWrite = 1;
                     RegWrite = 0;
 85
 86
                     ALUSrcA = 1;
                                     //PC_Current
                     ALUSTCB = 2'b01;
 87
 88
                     PCSource = 2'b00;
 89
                     PCWrite = 1;
 90
                     ALU_operation = 3'b010;//add
                     91
                     #40;
 92
 93
                     //state1
 94
                     IRWrite = 0;
 95
                     ALUSrcA = 1;
 96
                     ALUSTCB = 2'b11;
                     PCWrite = 0;
 97
                     ALU_operation = 3'b010; //add
98
99
                     #40;
100
                     //state 9
101
                     PCWrite = 1;
                     PCSource = 2'b10;
102
103
                     #40;
104
                     //220
105
                     //Beq
106
                     //Start
107
                     IorD = 0;
108
                     IRWrite = 1;
                     RegWrite = 0;
109
110
                     ALUSrcA = 1;
111
                     ALUSrcB = 2'b01;
112
                     PCSource = 2'b00;
113
                     PCWrite = 1;
114
                     ALU_operation = 3'b010;//add
115
                     data2CPU = 32'b000100_01011_00000_000000000000101; //beq
     $t3, $zero, 5
116
                     #40;
117
                     //state 1
118
                     IRWrite = 0;
119
                     ALUSrcA = 1;
120
                     ALUSrcB = 2'b11;
121
                     PCWrite = 0;
122
                     ALU_operation = 3'b010;//add
123
                     #40;
124
                     //state 8
125
                     ALUSrcA = 0;//A
126
                     ALUSTCB = 00;//B
                     ALU_operation = 3'b110; //sub
127
128
                     PCWriteCond = 1;
```

```
129
                      Branch = 1;
130
                      PCSource = 2'b01;
                      #40;
131
                      PCWriteCond = 0;
132
133
                      //340
134
                      //LW
135
                      //Start
                      IorD = 0;
136
137
                      IRWrite = 1;
138
                      RegWrite = 0;
139
                      ALUSrcA = 1;
140
                      ALUSTCB = 2'b01;
141
                      PCSource = 2'b00;
142
                      PCWrite = 1;
143
                      ALU_operation = 3'b010;//add
                      data2CPU = 32'b100011_00000_10010_0000000000000010; //lw
144
     $s2, 2($zero)
145
                      #40;
146
                      //state 1
147
                      IRWrite = 0;
148
                      ALUSrcA = 1;
149
                      ALUSTCB = 2'b11;
150
                      PCWrite = 0;
151
                      ALU_operation = 3'b010;//add
152
                      #40;
153
                      //state 2
154
                      ALUSrcA = 0;
155
                      ALUSTCB = 10;
156
                      ALU_operation = 3'b010;//add
157
                      #40;
158
                      //state 3
159
                      IorD = 1;
160
                      data2CPU = 32'h5a5a5a5a;
161
                      #40;
162
                      //state 4
                      RegDst = 2'b00;
163
164
                      RegWrite = 1;
                      MemtoReg = 2'b01;
165
166
                      #40;
                      //540
167
168
                      //Add
169
                      //Start
                      IorD = 0;
170
171
                      IRWrite = 1;
172
                      RegWrite = 0;
173
                      ALUSrcA = 1;
174
                      ALUSrcB = 2'b01;
175
                      PCSource = 2'b00;
176
                      PCWrite = 1;
177
                      ALU_operation = 3'b010;//add
                      data2CPU = 32'h000000_00000_10010_10001_00000_100000;
178
     //add $s1, $zero, $s2
179
                      #40;
180
                      //state1
181
                      IRWrite = 0;
182
                      ALUSrcA = 1;//PC_Current
183
                      ALUSrcB = 2'b11;
184
                      PCWrite = 0;
```

```
185
                      ALU_operation = 3'b010;//add
186
                      #40;
                      //state6
187
188
                      ALUSrcA = 0;
189
                      ALUSTCB = 00;
190
                      ALU_operation = 3'b010; //add
191
                      #40;
192
                      //state7
193
                      RegDst = 2'b01;
194
                      RegWrite = 1;
195
                      MemtoReg = 2'b00;
                      #40;
196
197
                      //700
198
199
         end
200
201
         always begin
202
             c1k = 1; #10;
203
             c1k = 0; #10;
204
         end
205
206
     endmodule
```

#### ctrl

```
1
    `timescale 1ns / 1ps
2
3
    module ctrl(input clk,
4
                input reset,
 5
                input [31:0]Inst_in,
6
                input zero,
7
                input overflow,
8
                input MIO_ready,
                                             //外部输入=1
9
                output reg MemRead,
                output reg MemWrite,
10
11
                output reg[2:0]ALU_operation, //ALU_Control
12
                output [4:0] state_out,
13
14
                output reg CPU_MIO,
15
                output reg IorD,
16
                output reg IRWrite,
                                             //预留2位
17
                output reg [1:0]RegDst,
18
                output reg RegWrite,
19
                                            //预留2位
                output reg [1:0]MemtoReg,
20
                output reg ALUSrcA,
21
                output reg [1:0]ALUSrcB,
22
                output reg [1:0] PCSource,
23
                output reg PCWrite,
24
                output reg PCWriteCond,
25
                output reg Branch
        );
26
        /*状态变量*/
27
28
                       = 5'b0000, ID = 5'b00001, EX_R = 5'b00010,
        parameter IF
    EX_Mem = 5'b00011, EX_I = 5'b00100, Lui_WB = 5'b00101;
```

```
29
        parameter EX_Beq = 5'b00110, EX_Bne = 5'b00111, EX_Jr = 5'b01000,
    EX_Jal = 5'b01001, EX_J = 5'b01010, Mem_RD = 5'b01011;
30
        parameter Mem_WD = 5'b01100, R_WB = 5'b01101, I_WB = 5'b01110,
    LW_WB = 5'b01111, Error = 5'b111111;
31
        parameter AND = 3'b000, OR = 3'b001, ADD = 3'b010, SUB = 3'b110, NOR =
    3'b100, SLT = 3'b111, XOR = 3'b011, SRL = 3'b101;
32
        parameter value0 = 17'h12821, value1 = 17'h00060, value2 =
    17'h00050, value3 = 17'h06001;
        parameter value4 = 17'h00208, value5 = 17'h05001, value6 =
33
    17'h00010, value7 = 17'h0001a;
34
        parameter value8 = 17'h08090, value9 = 17'h10160, value10 =
    17'h00050, value11 = 17'h00058;
        parameter value12 = 17'h00468, value13 = 17'h08090, value14 =
35
    17'h10010, value15 = 17'h1076c;
36
        /*输出变量宏定义*/
         `define CPU_ctrl_signals {PCWrite, PCWriteCond, IorD, MemRead,
37
    MemWrite, IRWrite, MemtoReg[1:0], PCSource[1:0], ALUSrcB[1:0], ALUSrcA,
    RegWrite, RegDst[1:0], CPU_MIO}
        /*状态转换*/
38
39
        reg [4:0] state;
40
        assign state_out = state;
41
        always@(posedge clk or posedge reset)begin
42
            if(reset == 1) state <= IF;</pre>
43
            else begin
44
                case(state)
45
                    IF:
                                 if(MIO_ready) state <= ID;</pre>
46
                                 else
                                               state <= IF;</pre>
47
                    TD:
                                 begin
48
                                     case(Inst_in[31:26])
49
                                     6'b000000: begin
50
                                                     case (Inst_in[5:0])
51
                                                          6'b001000: state <=
    EX_Jr;
52
                                                          default: state <=
    EX_R;
53
                                                      endcase
54
                                                   end
55
                                     6'b100011: state <= EX_Mem;
                                                                    //LW
56
                                     6'b101011: state <= EX_Mem;
                                                                    //SW
57
                                     6'b001000: state <= EX_I;
                                                                   //addi
                                     6'b001100: state <= EX_I;
58
                                                                  //andi
                                                                   //ori
59
                                     6'b001101: state <= EX_I;
60
                                     6'b001110: state <= EX_I;
                                                                  //xori
61
                                     6'b001010: state <= EX_I;
                                                                   //slti
                                     6'b001011: state <= EX_I; //I-type
62
                    //
63
                                     6'b001111: state <= Lui_WB;
                                                                  //Lui
64
                                     6'b000100: state <= EX_Beq;
                                                                  //Beq
65
                                     6'b000101: state <= EX_Bne; //Bne
66
                                     6'b000011: state <= EX_Jal;
                                                                       //Jal
67
                                     6'b000010: state <= EX_J;
                                                                       //J
68
                                     default: state <= Error;</pre>
69
                                     endcase
70
                                 end
71
                     EX_Mem:
                                 begin
72
                                     case(Inst_in[31:26])
                                         6'b100011: state <= Mem_RD; //LW
73
74
                                         6'b101011: state <= Mem_WD; //SW
75
                                         default: state <= Error;</pre>
```

```
76
                                          endcase
 77
                                     end
 78
                        EX_R:
                                     state <= R_WB;</pre>
 79
                        EX_I:
                                     state <= I_WB;</pre>
 80
                        EX_Beq:
                                     state <= IF;</pre>
 81
                                     state <= IF;</pre>
                       EX_Bne:
 82
                        EX_Jal:
                                     state <= IF;</pre>
 83
                        EX_Jr:
                                     state <= IF;</pre>
 84
                       EX_J:
                                        state <= IF;</pre>
 85
                       Mem_RD:
                                     state <= LW_WB;</pre>
 86
                       LW_WB:
                                     state <= IF;</pre>
 87
                                     state <= IF;</pre>
                       Mem_WD:
 88
                       R_WB:
                                     state <= IF;</pre>
 89
                       I_WB:
                                        state <= IF;</pre>
 90
                       Lui_WB:
                                     state <= IF;</pre>
 91
                       Error:
                                     state <= Error;</pre>
 92
                        default:
                                        state <= Error;</pre>
 93
                   endcase
 94
              end
 95
          end
 96
 97
          always@*begin
 98
              case(state)
 99
                   IF:
                              begin `CPU_ctrl_signals <= value0; Branch <= 0;</pre>
      ALU_operation = ADD; end
                              begin `CPU_ctrl_signals <= value1; Branch <= 0;</pre>
100
      ALU_operation = ADD; end
101
                   EX_Mem: begin `CPU_ctrl_signals <= value2; Branch <= 0;</pre>
      ALU_operation = ADD; end
102
                   Mem_RD: begin `CPU_ctrl_signals <= value3; Branch <= 0;</pre>
      ALU_operation = ADD; end
103
                   LW_WB: begin `CPU_ctrl_signals <= value4; Branch <= 0;
      ALU_operation = ADD; end
104
                   Mem_WD: begin `CPU_ctrl_signals <= value5; Branch <= 0;</pre>
      ALU_operation = ADD; end
105
                   EX_R:
                          begin
106
                                 `CPU_ctrl_signals <= value6;</pre>
107
                                Branch <= 0;
108
                                case(Inst_in[5:0])
109
                                     6'b100000: ALU_operation = ADD;
                                     6'b100010: ALU_operation = SUB;
110
111
                                     6'b100100: ALU_operation = AND;
112
                                     6'b100101: ALU_operation = OR;
113
                                     6'b100111: ALU_operation = NOR;
114
                                     6'b101010: ALU_operation = SLT;
115
                                     6'b000010: ALU_operation = SRL;
116
                                     6'b000000: ALU_operation = XOR;
117
                                     6'b001000: ALU_operation = ADD; //jr
118
                                     default: ALU_operation = ADD;
119
                                endcase
120
121
                            begin `CPU_ctrl_signals <= value7 ; Branch <= 0;</pre>
                   R_WB:
      ALU_operation = ADD; end
122
                   EX_Beq: begin `CPU_ctrl_signals <= value8 ; Branch <= 1;</pre>
      ALU_operation = SUB; end
123
                              begin `CPU_ctrl_signals <= value9 ; Branch <= 0;</pre>
                   EX_J:
      ALU_operation = ADD; end
```

```
124
                  EX_I: begin `CPU_ctrl_signals <= value10; Branch <= 0;</pre>
     ALU_operation = SLT; end
125
                           begin `CPU_ctrl_signals <= value11; Branch <= 0;</pre>
                  I_WB:
     ALU_operation = ADD; end
126
                  Lui_WB: begin `CPU_ctrl_signals <= value12; Branch <= 0;</pre>
     ALU_operation = ADD; end
127
                  EX_Bne: begin `CPU_ctrl_signals <= value13; Branch <= 0;</pre>
     ALU_operation = SUB; end
128
                  EX_Jr: begin `CPU_ctrl_signals <= value14; Branch <= 0;</pre>
     ALU_operation = ADD; end
129
                  EX_Jal: begin `CPU_ctrl_signals <= value15; Branch <= 0;</pre>
     ALU_operation = ADD; end
130
                  default:begin `CPU_ctrl_signals <= value0 ; Branch <= 0;</pre>
     ALU_operation = ADD; end
131
              endcase
132
          end
133
134
     endmodule
135
136
```

### ctrl\_sim

ctrl simulation excitation code


```
1
    `timescale 1ns / 1ps
 2
 3
    module ctrl_sim;
 4
 5
        // Inputs
 6
        reg clk;
 7
        reg reset;
        reg [31:0] Inst_in;
 8
 9
        reg zero;
10
        reg overflow;
11
        reg MIO_ready;
12
        // Outputs
13
14
        wire [4:0]state_out;
15
        wire MemRead;
16
        wire MemWrite;
17
        wire [2:0] ALU_operation;
18
        //wire [4:0] state;
19
        wire CPU_MIO;
20
        wire IorD;
21
        wire IRWrite;
22
        wire [1:0] RegDst;
23
        wire RegWrite;
24
        wire [1:0] MemtoReg;
25
        wire ALUSrcA;
26
        wire [1:0] ALUSrcB;
27
        wire [1:0] PCSource;
28
        wire PCWrite;
29
        wire PCWriteCond;
30
        wire Branch;
```

```
31
32
       // Instantiate the Unit Under Test (UUT)
33
       ctrl uut (
34
          .clk(clk),
35
           .reset(reset),
36
           .Inst_in(Inst_in),
37
           .zero(zero),
38
           .overflow(overflow),
39
           .MIO_ready(MIO_ready),
40
           .MemRead(MemRead),
41
           .MemWrite(MemWrite),
42
           .ALU_operation(ALU_operation),
43
           .state_out(state_out),
44
           .CPU_MIO(CPU_MIO),
45
           .IorD(IorD),
46
           .IRWrite(IRWrite),
47
           .RegDst(RegDst),
48
           .RegWrite(RegWrite),
49
           .MemtoReg(MemtoReg),
50
           .ALUSrcA(ALUSrcA),
51
           .ALUSrcB(ALUSrcB),
52
           .PCSource(PCSource),
53
           .PCWrite(PCWrite),
54
           .PCWriteCond(PCWriteCond),
55
           .Branch(Branch)
56
       );
57
       initial begin
58
          // Initialize Inputs
59
60
           c1k = 0;
61
           reset = 1;
62
           Inst_in = 0;
           zero = 0;
63
64
           overflow = 0;
65
           MIO_ready = 1;
66
67
           #10;
68
           reset = 0;
69
           // R-type
           Inst_in = 32'b000000_00000_00000_00000_100000;// add
70
   $s0<=$zero+$zero
71
           #80;
72
           // I-type
73
           Inst_in = 32'b001000_00000_01000_000000000000001;// addi
   $t0<=$zero+1
74
           #80;
75
           // condition
76
           11111111111101110
           #60;
77
78
           zero = 1;
79
           #60;
           80
   1111111111101110
81
           #60;
82
           zero = 0;
83
           #60;
84
           // SW
```

```
Inst_in = 32'b101011_01001_10001_000000000010100;//sw
 85
     mem[$t1+20]=$s1
 86
             #80:
 87
             // 1w
 88
             Inst_in = 32'b100011_01001_10001_00000000010100;//lw $s1=$t1+20
 89
             #100
 90
             // jump
             Inst_in = 32'b000010_00000000000000000000000000000;//j
 91
 92
 93
             Inst_in = 32'b000011_00000000000000000000000;//jal
 94
             #60;
 95
             Inst_in = 32'b000000_10000_00000_00000_00000_001000;//jr $31
 96
             #60
 97
             // lui
             Inst_in = 32'b001111_00000_10000_0000000000001111;//lui
 98
     $8=15*65536
 99
100
         end
101
102
         always begin
103
             c1k = 1; #10;
104
             c1k = 0; #10;
105
         end
106
107
     endmodule
```

# 三、 实验过程和数据记录及结果分析

### **M\_datapath**




Simulation results are as expected.

### ctrl



Simulation results are as expected.

### Top



# 四、讨论与心得

In this experiment, I have a deeper understanding of the principle of multi-cycle CPU through the simulation of datapath and ctrl modules. During the simulation, the clock cycle must be adjusted to make the multi-cycle CPU simulate the expected result.