

浙江大学

本科实验报告

课程名称:	计算机组成
姓名:	臧可
学院:	计算机科学与技术学院
系:	计算机科学与技术系
专业:	计算机科学与技术
学号:	3180102095
指导教师:	姜晓红

2020年 8月 17日

浙江大学实验报告

课程名称：计算机组成 实验类型：综合

实验项目名称： Bonus Lab: Interruption implement extention to your CPU

学生姓名：臧可 专业：计算机科学与技术 学号：3180102095

同组学生姓名：None 指导老师：姜晓红

实验地点：东四509 实验日期：2020年 8月 17日

一、实验目的和要求

Object:

- Design the simple interruption
- Design interrupt test program

Requirement:

- Add SCPU interrupt function
 - Compatible with SCPU data path
 - Add interruption path
 - Add interrupt control
- Fixed interrupt vector (ARM)
 - Illegal instruction interrupt
 - External interrupt
- This experiment is completed on the basis of compatibility with Exp07

二、实验内容和原理

2.1 Interrupt instructions

eret

PC <= EPC (The Cause and Status registers of CP0 have changed)

Op=6bit	1	19bit	FUN
0x0	1	000 0000 0000 0000 0000	011000

syscall

EPC = PC+4;

PC <= Exception handling address;

Cause and Status registers have changed

Op=6bit	20bit	FUN
0x0	0000 0000 0000 0000 0000	0011000

2.2 MIPS interrupt response

initialization

- Set SR: turn off interrupt IE=0, KSU ERL EXL=00 0 0
- System initialization
- Set SR: open interrupt IE=1, set IM7-0

Interrupt response

- Hardware save breakpoint: EPC \leftarrow PC+4
- Hardware modification PC: PC \leftarrow vector, hardware turn off interrupt
- Interrupt service: protect register, open interrupt, service, restore register
- Open interrupt
- Return: eret (Hardware modify the Cause and Status registers)

2.3 DataPath extended interrupt path

Interrupt path module: detection and latch

```

1 `timescale 1ns / 1ps
2
3 module ARM_INT
4 (
5     input wire clk,
6     input wire reset,           // reset
7     input wire INT,            // external interrupt
8     input wire eret,           // return to exception address
9     instruction
10    input wire [31:0] pc_next,
11    output reg [31:0] pc
12 );
13
14     reg int_req; //interrupt request
15
16     reg [31:0] epc;
17     reg [31:0] epc_next;
18
19     reg handled;
20     reg handled_next;
21
22     //中断触发检测与服务锁存
23     always @(posedge reset or posedge INT or posedge handled) begin
24         if (reset) int_req <= 1'b0;
25         else if (handled) int_req <= 1'b0;
26         else int_req <= 1'b1;           //set interrupt request
27     end
28
29     //断点保护, 中断开, 关与返回
30     always @(posedge clk or posedge reset) begin
31         if (reset)
32             begin
33                 epc <= 32'h00000000;
34                 handled <= 1'b0;
35             end
36         else
37             begin
38                 epc <= epc_next;
39                 handled <= handled_next;
40             end
41     end
42
43     //PC输出通路
44     always @* begin
45         epc_next = epc;
46         handled_next = 1'b0;
47         pc = pc_next;           //next instruction


```

```

47         if (eret) pc = epc;      //interrupt return
48     else if (int_req)
49         begin
50             epc_next = pc_next;
51             handled_next = 1'b1;
52             pc = 32'h4;      //interrupt vector
53         end
54     end
55
56 endmodule
57

```

Add DataPath in ARM interrupt mode



2.4 Controller extension interrupt decoding

```

1 `timescale 1ns / 1ps
2
3 module SCPU_ctrl_INT( input [5:0]Opcode,
4                         input [5:0]Fun,
5                         input int_code,
6                         input MIO_ready,
7                         input zero,
8                         output reg RegDst,
9                         output reg ALUSrc_B,
10                        output reg [1:0] DatatoReg,
11                        output reg Jal,
12                        output reg [1:0]Branch,
13                        output reg Regwrite,
14                        output reg mem_w,
15                        output reg [2:0]ALU_Control,
16                        output reg CPU_MIO,
17                        output reg eret
18 );
19
20     `define
21     CPU_ctrl_signals{RegDst,ALUSrc_B,DatatoReg,Jal,Branch,RegWrite,mem_w,CPU_MI
22     O,ALU_Control}
23     always@*begin
24         eret = 0;
25         case(Opcode)
26             6'b000000:begin
27                 case(Fun)
28                     6'b100000:begin `CPU_ctrl_signals =
29                     13'b10000_00100_010;end //add
30                     6'b100010:begin `CPU_ctrl_signals =
31                     13'b10000_00100_110;end //sub
32
33             end
34         end
35     end
36
37 endmodule
38

```


```

28          6'b100100:begin `CPU_ctrl_signals =
13'b10000_00100_000;end //and
29          6'b100101:begin `CPU_ctrl_signals =
13'b10000_00100_001;end //or
30          6'b000010:begin `CPU_ctrl_signals =
13'b10000_00100_101;end //sr1
31          6'b101010:begin `CPU_ctrl_signals =
13'b10000_00100_111;end //slt
32          6'b100111:begin `CPU_ctrl_signals =
13'b10000_00100_100;end //nor
33          6'b100110:begin `CPU_ctrl_signals =
13'b10000_00100_011;end //xor
34          6'b001000:begin `CPU_ctrl_signals =
13'b10001_11000_000;end //jr
35          6'b001001:begin `CPU_ctrl_signals =
13'b10111_11100_010;end //jalr
36          default: begin `CPU_ctrl_signals =
13'b00000_00000_000;end
37          endcase
38      end
39      6'b100011:begin `CPU_ctrl_signals = 13'b01010_00100_010;end
//load
40      6'b101011:begin `CPU_ctrl_signals = 13'b01000_00010_010;end
//store
41      6'b000100:begin
42          if(zero==1'b1) `CPU_ctrl_signals = 13'b00000_01000_110;
43          else           `CPU_ctrl_signals = 13'b00000_00000_110;
44      end //beq
45      6'b000101:begin
46          if(zero==1'b0) `CPU_ctrl_signals = 13'b00000_01000_110;
47          else           `CPU_ctrl_signals = 13'b00000_00000_110;
48      end //bne
49      6'b000010:begin `CPU_ctrl_signals = 13'b00000_10000_000;end
//j
50      6'b000011:begin `CPU_ctrl_signals = 13'b00111_10100_010;end
//jal
51      6'b001111:begin `CPU_ctrl_signals = 13'b00100_00100_010;end
//lui
52      6'b001010:begin `CPU_ctrl_signals = 13'b01000_00100_111;end
//slti
53      6'b001110:begin `CPU_ctrl_signals = 13'b01000_00100_011;end
//xori
54      6'b001101:begin `CPU_ctrl_signals = 13'b01000_00100_001;end
//ori
55      6'b001100:begin `CPU_ctrl_signals = 13'b01000_00100_000;end
//andi
56      6'b001000:begin `CPU_ctrl_signals = 13'b01000_00100_010;end
//addi
57      6'b010000:begin
58          `CPU_ctrl_signals = 13'b10000_11100_010;
59          eret = 1;
60          end //eret
61      default: begin `CPU_ctrl_signals = 10'b00000_00000_000;end
62  endcase
63 end
64
65 endmodule
66

```

2.5 Add CPU module after interrupt

SCPU



SCPU simulation code


```
1 `timescale 1ns / 1ps
2
3 module SCPU_SCPU_sch_tb();
4
5 // Inputs
6 reg clk;
7 reg reset;
8 reg [31:0] Data_in;
9 reg [31:0] inst_in;
10 reg INT;
11 reg MIO_ready;
12
13 // Output
14 wire [31:0] PC_out;
15 wire [31:0] Addr_out;
16 wire [31:0] Data_out;
17 wire mem_w;
18 wire CPU_MIO;
19
20 // Bidirs
21
22 // Instantiate the UUT
23 SCPU_UUT (
24     .clk(clk),
25     .reset(reset),
26     .Data_in(Data_in),
27     .inst_in(inst_in),
28     .INT(INT),
29     .PC_out(PC_out),
30     .Addr_out(Addr_out),
31     .Data_out(Data_out),
32     .MIO_ready(MIO_ready),
33     .mem_w(mem_w),
34     .CPU_MIO(CPU_MIO)
```

```

35 );
36 // Initialize Inputs
37 // `ifndef auto_init
38     initial begin
39         clk = 0;
40         reset = 1;
41         Data_in = 0;
42         inst_in = 0;
43         INT = 0;
44         MIO_ready = 1;
45     `/endif
46     #10;reset=0;
47     // Add stimulus here
48     inst_in = 32'h22520001; // addi $s2, $s2, 1
49     #40;
50     inst_in = 32'h36520002; //ori $s2, $s2, 2
51     #40;
52     INT = 1;
53     #40;
54     inst_in = 32'h22520001; // addi $s2, $s2, 1
55     #40;
56     inst_in = 32'hac120000; //sw $s2, 0($zero)
57     #40;
58     inst_in = 32'h42000018; //eret
59     #40;
60     inst_in = 32'h22520001; // addi $s2, $s2, 1
61 end
62
63 always begin
64     clk = 0;#20;
65     clk = 1;#20;
66 end
67 endmodule


```

2.6 Top




三、实验过程和数据记录及结果分析

3.1 SCPU simulation results



From the simulation results, we can see that when INT=4, the PC jumps to 4, which is in line with expectations.

3.2 sword board verification



上拨sw5,6,7和sw2，在8位7段数码管显示pc值。每次上拨sw15的时候实现INT，pc跳转到04，然后进入coe写好的用户代码中，当pc值跳到114的时候遇到eret指令，回到上拨sw15输入INT信号时存在epc里面的pc值+4。实验结果符合预期。

实验视频：<https://pan.baidu.com/s/1k1FEGVAGMI25C7MuTW3SSw> 提取码：ffwu

四、讨论与心得

Through this experiment, I have a deeper understanding of the principle of interruption.

In the process of debugging, it is necessary to combine the coe file to better understand the interruption. My mastery of mips instructions is also more comprehensive. After confirming that there is no problem with the code logic, the coe was checked, and a jump instruction before the eret instruction was modified to ensure that the eret code can be read after the interrupt instruction is executed.