

****本科实验报告****

课程名称:	计算机组成
姓名:	臧可
学院:	计算机科学与技术学院
系:	计算机科学与技术系
专业:	计算机科学与技术
学号:	3180102095
指导教师:	姜晓红

2020年 05月 08日

浙江大学实验报告

课程名称: 计算机组成 实验类型: 综合

实验项目名称: Lab3-single cycle CPU implementation

学生姓名: 臧可 专业: 计算机科学与技术 学号: 3180102095

同组学生姓名: None 指导老师: 姜晓红

实验地点: 家里 实验日期: 2020年 05月 08日

一、实验目的和要求

Please do the project step by step according to the lab tutorial.

Object: Implement a combinational logic that enable the right switches on FPGA board control the eight Led lamp. Say, if switch being state on "010", then only the 2nd Led lamp is on.

Requirement: using the logical design way avoiding software coding like case statement.

1. Object: Design data path components and perform timing simulation

- o AIU
- Register Files

Requirement:

- o ALU
 - Arrange the ALU of logic experiment eight
 - Logic diagram input and simulation
- Register Files
 - Optimization logic experiment Regs
 - Behavior description and simulation results

2. Object: Design a 18+ instruction data path

- Arithmetic logic component with general calculation function
- General purpose register
- Have the best possible path required for universal counting

Requirement:

- Using logic schematic design to realize data path
 - ALU and Regs call modules designed by Exp04
- Replace Exp04's data path core
- This experiment is completed on the basis of Exp04

3. Object:Design a controller with 18+ instructions

- One of the main components of CPU
- Register transfer controller: code to command
- Design the controller test plan
- Design the controller test program

Requirement:

- Design CPU controller
 - According to the analysis and discussion of the theory class, the controller designing the five data paths of the experiment
 - Schematic diagram or HDL description can be
 - But it must be described with a function expression structure
 - Simulation test controller module
- Integrate and replace the validated data path module
 - Replace the SCPU_ctrl.ngc core in Experiment 5 (Exp05)

- Module name: Top_OExp06_OwnSCPU.sch
- o Test controller module
 - Design test program (MIPS assembly) test:
- OP decoding test:
 - R-format, memory access instruction, branch instruction, branch instruction
 - Operation control test: Function decoding test

4. Object:Set top-level module


- New CPU with integrated replacement verification
- o CPU logic symbols need to be modified

Requirement:

- o implement no less than the following instructions
 - R-Type: add, sub, and, or, xor, nor, slt, srl *, jr, jalr, eret;
 - I-Type: addi, andi, ori, xori, lui, lw, sw, beq, bne, slti
 - J-Type: J, Jal *;
- Design test program (MIPS assembly) test CPU logic symbols

二、 实验内容和原理

Logic schematic input design ALU




Behavior description design Register files

```
1
    module Regs(input clk,rst,L_S,
 2
                     input [4:0] R_addr_A, R_addr_B, Wt_addr,
 3
                     input [31:0] wt_data,
 4
                     output [31:0] rdata_A, rdata_B
 5
 6
         reg [31:0] register[1:31];
 7
         integer i;
 8
9
10
         assign rdata_A = (R_addr_A == 0)?0:register[R_addr_A];
11
         assign rdata_B = (R_addr_B == 0)?0:register[R_addr_B];
```

```
12
13
          always@(posedge clk or posedge rst)
14
             begin if(rst==1)
15
                          for(i=1;i<32;i=i+1)
16
17
                              register[i] <= 0;</pre>
18
                      else if((Wt_addr != 0) && (L_S == 1)) //0地址保留给zero
19
                          register[Wt_addr] <= wt_data;</pre>
20
             end
21
22
    endmodule
```

Logic schematic input design Data_path




SCPU_ctrl HDL description structure


```
1
    module SCPU_ctrl_more(input [5:0]OPcode,
 2
                           input [5:0] Fun,
 3
                           input MIO_ready,
 4
                           input zero,
 5
                           output reg RegDst,
 6
                           output reg ALUSrc_B,
                           output reg [1:0] DatatoReg,
 8
                           output reg Jal,
 9
                           output reg [1:0]Branch,
10
                           output reg RegWrite,
11
                           output reg mem_w,
12
                           output reg [2:0]ALU_Control,
13
                           output reg CPU_MIO
14
        );
15
         `define
    CPU_ctrl_signals{RegDst,ALUSrc_B,DatatoReg,Jal,Branch,RegWrite,mem_w,CPU_MI
    0,ALU_Control}
            always@*begin
16
17
                 case(OPcode)
                     6'b000000:begin
18
```

```
19
                        case(Fun)
20
                            6'b100000:begin `CPU_ctrl_signals =
    13'b10000_00100_010;end //add
21
                            6'b100010:begin `CPU_ctrl_signals =
    13'b10000_00100_110;end //sub
22
                            6'b100100:begin `CPU_ctrl_signals =
    13'b10000_00100_000;end //and
23
                            6'b100101:begin `CPU_ctrl_signals =
    13'b10000_00100_001;end //or
24
                            6'b000010:begin `CPU_ctrl_signals =
    13'b10000_00100_101;end //srl
25
                            6'b101010:begin `CPU_ctrl_signals =
    13'b10000_00100_111;end //slt
                            6'b100111:begin `CPU_ctrl_signals =
26
    13'b10000_00100_100;end //nor
27
                            6'b100110:begin `CPU_ctrl_signals =
    13'b10000_00100_011;end //xor
                            6'b001000:begin `CPU_ctrl_signals =
28
    13'b10001_11000_000;end //jr
29
                            6'b001001:begin `CPU_ctrl_signals =
    13'b10111_11100_010;end //jalr
                            default: begin `CPU_ctrl_signals =
30
    13'b00000_00000_000;end
31
                        endcase
32
                    end
33
                    6'b100011:begin `CPU_ctrl_signals = 13'b01010_00100_010;end
    //load
                    6'b101011:begin `CPU_ctrl_signals = 13'b01000_00010_010;end
34
    //store
35
                    6'b000100:begin
36
                        if(zero==1'b1) `CPU_ctrl_signals = 13'b00000_01000_110;
37
                        else
                                        `CPU_ctrl_signals = 13'b00000_00000_110;
38
                    end //beq
39
                    6'b000101:begin
                        if(zero==1'b0) `CPU_ctrl_signals = 13'b00000_00000_110;
40
41
                                        `CPU_ctrl_signals = 13'b00000_01000_110;
42
                     end //bne
43
                    6'b000010:begin `CPU_ctrl_signals = 13'b00000_10000_000;end
    //j
44
                    6'b000011:begin `CPU_ctrl_signals = 13'b00111_10100_010;end
    //jal
45
                    6'b001111:begin `CPU_ctrl_signals = 13'b00100_00100_010;end
    //lui
46
                    6'b001010:begin `CPU_ctrl_signals = 13'b01000_00100_111;end
    //slti
                    6'b001110:begin `CPU_ctrl_signals = 13'b01000_00100_011;end
47
    //xori
48
                    6'b001111:begin `CPU_ctrl_signals = 13'b01000_00100_001;end
    //ori
49
                    6'b001100:begin `CPU_ctrl_signals = 13'b01000_00100_000;end
    //andi
                    6'b001000:begin `CPU_ctrl_signals = 13'b01000_00100_010;end
    //addi
51
                    6'b010000:begin `CPU_ctrl_signals = 13'b10000_11100_010;end
    //eret
52
                    default: begin `CPU_ctrl_signals = 10'b00000_0000_0000;end
53
                endcase
54
            end
```

SCPU



Top



三、实验过程和数据记录及结果分析


ALU

ALU Incentive code

```
1     initial begin
2     A = 0;
3     B = 0;
```

```
ALU_operation = 0;
 4
 5
             #100;
 6
             A=32 'hA5A5A5A5;
 7
             B=32'h5A5A5A5A;
 8
             ALU_operation =3'b111;
 9
             #100;
10
             ALU_operation =3'b110;
             #100;
11
12
             ALU_operation =3'b101;
13
             #100;
             ALU_operation =3'b100;
14
15
             #100;
             ALU_operation =3'b011;
16
17
             #100;
             ALU_operation =3'b010;
18
19
             #100;
20
             ALU_operation =3'b001;
21
             #100;
22
             ALU_operation =3'b000;
23
             #100;
             A=32'h01234567;
24
25
             B=32'h76543210;
26
             ALU_operation =3'b111;
27
28
             end
```

ALU_Simulation results



Simulation results are as expected


Regs Files

Regs Incentive code

```
1
         initial begin
 2
             // Initialize Inputs
 3
             c1k = 0;
 4
             rst = 0;
 5
             L_S = 0;
 6
             R_addr_A = 0;
 7
             R_addr_B = 0;
 8
             Wt\_addr = 0;
 9
             wt_data = 0;
10
             // Wait 100 ns for global reset to finish
11
12
             #100;
13
             rst = 1;
14
             #40;
15
             rst = 0;
16
             L_S = 1;
17
             Wt\_addr = 5;
             wt_data = 32'hA5A5A5A5;
18
```

```
19
             #20;
             Wt_addr = 6;
20
21
             wt_data = 32'h55AA55AA;
             #20;
22
23
             Wt\_addr = 0;
24
             wt_data = 32'hAAAA5555;
25
             #20;
26
             L_S = 0;
27
             wt_data = 0;
28
             R_addr_A = 5;
29
             R_addr_B = 6;
30
        end
31
32
33
        always begin
             c1k=0;#10;
34
35
             c1k=1;#10;
36
         end
37
```

Regs simulation results



Simulation results are as expected

Data_path

Data_path Incentive code


```
1
               initial begin
2
                     RegWrite = 0;
 3
                     DatatoReg = 0;
                     Data_in = 0;
4
 5
                     ALUSrc_B = 0;
                     ALU\_Control = 0;
6
 7
                     rst = 1;
8
                     Branch = 0;
9
                     c1k = 0;
10
                     Jal = 0;
                     inst_field = 0;
11
12
                     RegDst = 0;
13
                     #40; rst=0;
14
15
                     #20;
                     //lw $5,11($6)
16
17
                     Jal = 0;
18
                     Branch = 0;
19
                     RegWrite = 1;
20
                     inst_field[25:21]=6; //rs
                     inst_field[20:16]=5; //rt
21
```

```
22
                     inst_field[15:0]=11;
23
                     RegDst = 0;
24
                     DatatoReg = 1;
                     Data_in = 32'haaaafffff;
25
26
                     ALUSrc_B = 1;
27
                     ALU_Control=2;
28
                     #20;
29
                     //lw $6,12($5)
30
                     inst_field[25:21]=5;
31
                     inst_field[20:16]=6;
                     inst_field[15:0]=12;
32
33
                     Data_in = 32'hffffaaaa;
34
                     #20;
35
                     //sw $5,15($6)
36
                     RegWrite = 0;
37
                     inst_field[25:21]=6;
38
                     inst_field[20:16]=5;
39
                     inst_field[15:0]=15;
40
                     DatatoReg = 0;
41
                     Data_in = 0;
42
                     #20;
43
                     //add $7,$6,$5
44
                     RegWrite = 1;
                     inst_field[25:21]=6;
45
46
                     inst_field[20:16]=5;
                     inst_field[15:11]=7;
47
48
                     RegDst = 1;
49
                     ALUSrc_B = 0;
50
                     #20;
51
                     //sw $7,5($6)
52
                     RegWrite = 0;
53
                     inst_field[25:21]=6;
                     inst_field[20:16]=7;
54
55
                     inst_field[15:0]=5;
56
                     RegDst = 0;
57
                     ALUSrc_B = 1;
58
                     #20;
59
                     //sub $8,$5,$6
60
                     RegWrite = 1;
61
                     inst_field[25:21]=5;
62
                     inst_field[20:16]=6;
63
                     inst_field[15:11]=8;
64
                     RegDst = 1;
65
                     ALUSrc_B = 0;
66
                     ALU_Control=6;
                     #20:
67
68
                     //sw $8,0($6)
69
                     RegWrite = 0;
70
                     inst_field[25:21]=6;
71
                     inst_field[20:16]=8;
                     inst_field[15:0]=0;
72
73
                     RegDst = 0;
74
                     DatatoReg = 0;
75
                     ALUSrc_B = 1;
76
                     ALU_Control=2;
77
                     #20;
78
                     //and $8,$5,$6
79
                     RegWrite = 1;
```

```
80
                      inst_field[25:21]=5;
 81
                      inst_field[20:16]=6;
 82
                      inst_field[15:11]=8;
 83
                      RegDst = 1;
 84
                      ALUSrc_B = 0;
 85
                      ALU_Control=0;
 86
                      #20;
 87
                      //sw $8,0($6)
 88
                      RegWrite = 0;
 89
                      inst_field[25:21]=6;
                      inst_field[20:16]=8;
 90
 91
                      inst_field[15:0]=0;
 92
                      RegDst = 0;
 93
                      ALUSrc_B = 1;
 94
                      ALU_Control=2;
 95
                      #20;
 96
                      //or $8,$5,$6
 97
                      RegWrite = 1;
 98
                      inst_field[25:21]=5;
 99
                      inst_field[20:16]=6;
100
                      inst_field[15:11]=8;
101
                      RegDst = 1;
102
                      ALUSrc_B = 0;
103
                      ALU_Control=1;
104
                      #20;
                      //sw $8,0($6)
105
106
                      RegWrite = 0;
107
                      inst_field[25:21]=6;
108
                      inst_field[20:16]=8;
109
                      inst_field[15:0]=0;
110
                      RegDst = 0;
111
                      ALUSrc_B = 1;
112
                      ALU_Control=2;
113
                      #20;
114
                      //slt $25,$9,$1
115
                      Branch = 1;
116
                      RegWrite = 0;
                      inst_field[25:21]=9;
117
                      inst_field[20:16]=1;
118
119
                      inst_field[15:0]=25;
120
                      RegDst = 1;
121
                      ALUSrc_B = 0;
122
                      ALU_Control=7;
123
                      #20;
124
                      //beq $6,$8,0
125
                      Branch = 0;
126
                      RegWrite = 0;
127
                      inst_field[25:21]=6;
128
                      inst_field[20:16]=8;
129
                      inst_field[15:0]=0;
130
                      RegDst = 0;
131
                      ALUSrc_B = 1;
132
                      ALU_Control=2;
133
                      #20;
134
                      //nor $8,$5,$6
135
                      RegWrite = 1;
136
                      inst_field[25:21]=5;
                      inst_field[20:16]=6;
137
```

```
138
                      inst_field[15:11]=8;
139
                      RegDst = 1;
140
                      ALUSrc_B = 0;
141
                      ALU_Control=4;
142
                      #20;
143
              end
144
145
              always begin
              c1k = 0; #20;
146
147
              c1k = 1; #20;
148
              end
```

Data_path simulation results



Simulation results are as expected


SCPU_ctrl


SCPU_ctrl Incentive code

```
1
        initial begin
2
            // Initialize Inputs
 3
            OPcode = 0;
4
            Fun = 0;
 5
            MIO_ready = 0;
6
            zero = 0;
 7
8
            // Wait 20 ns for global reset to finish
9
            #20;
10
11
            // Add stimulus here
12
            Fun = 6'b100000; //add
```

```
#20; Fun = 6'b100010;//sub
13
14
            #20; Fun = 6'b100100;//and
15
            #20; Fun = 6'b100101;//or
16
            #20; Fun = 6'b000010;//srl
17
            #20; Fun = 6'b101010;//slt
18
            #20; Fun = 6'b100111;//nor
19
            #20; Fun = 6'b100110;//xor
            \#20; Fun = 6'b001000;//jr
20
21
            #20; Fun = 6'b001001;//jalr
22
            #20; OPcode = 6'b000010;//j
            #20; OPcode = 6'b000011;//jal
23
24
            #20; OPcode = 6'b001111;//lui
            #20; OPcode = 6'b001010;//slti
25
            #20; OPcode = 6'b001110;//xori
26
27
            #20; OPcode = 6'b001111;//ori
            #20; OPcode = 6'b001100;//andi
28
29
            #20; Fun = 6'b000000;//interval
30
            #20; OPcode = 6'b100011;//lw
            #20; OPcode = 6'b101011;//sw
31
32
            \#20; OPcode = 6'b000101;//bne
33
            zero = 0;//ne
34
            #20; OPcode = 6'b000101;//bne
35
            zero = 1;//eq
            \#20; OPcode = 6'b000100;//beq
36
37
            zero = 0;//ne
            \#20; OPcode = 6'b000100;//beq
38
39
            zero = 1;//eq
40
            #20; OPcode = 6'b001000;//addi
            #20; OPcode = 6'b010000;//eret
41
42
43
        end
```

SCPU_ctrl simulation results







Simulation results are as expected

Top

Top-level structure





Generate Post-Synthesis Simulation Model successfully

四、讨论与心得

- 1. Through this experiment, I have a deeper understanding of the design of the logic diagram. For example, you cannot connect the same line at the entrance and exit of a component.

 1'b1 can be renamed with the line connected by vcc, 1'b0 can be renamed with the line connected by gnd.
- 2. In the process of simulation, I have a more in-depth understanding of the implementation of instructions.
- 3. I learned the verilog grammar of `define, and my skill of cable has also improved.