

浙江大学

本科实验报告

课程名称:	计算机组成
姓名:	臧可
学院:	计算机科学与技术学院
系:	计算机科学与技术系
专业:	计算机科学与技术
学号:	3180102095
指导教师:	姜晓红

2020年 6月 26日

浙江大学实验报告

课程名称: 计算机组成 实验类型: 综合

实验项目名称: Lab4--Multi-Cycle-CPU implementation

学生姓名: 臧可 专业: 计算机科学与技术 学号: 3180102095

同组学生姓名: None 指导老师: 姜晓红

实验地点: None 实验日期: 2020年 6月 26日

一、实验目的和要求

1. **Object:** Build a multi-cycle CPU test application environment

Requirement:

- Rebuild Exp03 top-level module with structural description
- Replace single cycle with multi-cycle CPU core

2. **Object:** Design a 9+ instruction multi-cycle data path and test the data path

Requirement:

- Design the logic schematic diagram of the multi-cycle data path
 - R-Type: add, sub, and, or, slt, nor*;
 - I-Type: lw, sw, beq;
 - J-Type: J
- Design and implement data path with hardware description language
 - ALU and Regs call the modules designed by Exp04
- Design test plans and test procedures
 - Channel test: I-format channel, R-format channel

3. **Object:** Design a 9+ instruction controller, and then expand the multi-cycle CPU instruction set.

Set the controller test plan

Requirement:

- Design and implement controller with hardware description language
- Not less than the following instructions
 - R-Type: add, sub, and, or, xor, nor, slt, srl*, jr, jalr, eret *;
 - I-Type: addi, andi, ori, xori, lui, lw, sw, beq, bne, slti
 - J-Type: J, Jal;
- Encourage personalized design
 - Must be compatible with the basic instruction set
- OP decoding test: R-format, memory access instruction, branch instruction, transfer instruction
- Operation control test: Function decoding test

二、实验内容和原理

Drawing the main ****functions (circuit) graph****, writing out the logical expressions for the control signals; with the key Verilog code segment.

Multi_CPU

```
1  `timescale 1ns / 1ps
2
3  module Multi_CPU(input clk,           //muliti_CPU
4                  input reset,
5                  input MIO_ready,
6                  output[31:0] PC_out,  //TEST
7                  output[31:0] inst_out, //TEST
8                  output mem_w,
```

```

9             output[31:0] Addr_out,
10            output[31:0] Data_out,
11            output[31:0] Data_in,
12            output CPU_MIO,
13            input INT,
14            output [4:0]state    //Test
15    );
16    wire zero, overflow;
17    wire MemRead, MemWrite, IorD, IRWrite, RegWrite, ALUSrcA, PCWrite,
PCWriteCond, Branch;
18    wire[1:0] RegDst, MemtoReg, ALUSrcB, PCSource;
19    wire[2:0] ALU_operation;
20    assign mem_w = MemWrite&&(~MemRead);
21
22    ctrl x_ctrl(.clk(clk),
23               .reset(reset),
24               .Inst_in(inst_out),
25               .zero(zero),
26               .overflow(overflow),
27               .MIO_ready(MIO_ready),
28               .MemRead(MemRead),
29               .MemWrite(MemWrite),
30               .CPU_MIO(CPU_MIO),
31               .IorD(IorD),
32               .IRWrite(IRWrite),
33               .RegWrite(RegWrite),
34               .ALUSrcA(ALUSrcA),
35               .PCWrite(PCWrite),
36               .PCWriteCond(PCWriteCond),
37               .Branch(Branch),
38               .RegDst(RegDst),
39               .MemtoReg(MemtoReg),
40               .ALUSrcB(ALUSrcB),
41               .PCSource(PCSource),
42               .ALU_operation(ALU_operation),
43               .state_out(state_out)
44    );
45
46    M_datapath x_datapath(.clk(clk),
47                        .reset(reset),
48                        .MIO_ready(MIO_ready),
49                        .IorD(IorD),
50                        .IRWrite(IRWrite),
51                        .RegWrite(RegWrite),
52                        .ALUSrcA(ALUSrcA),
53                        .PCWrite(PCWrite),
54                        .PCWriteCond(PCWriteCond),
55                        .Branch(Branch),
56                        .RegDst(RegDst),
57                        .MemtoReg(MemtoReg),
58                        .ALUSrcB(ALUSrcB),
59                        .PCSource(PCSource),
60                        .ALU_operation(ALU_operation),
61                        .data2CPU(Data_in),
62                        .M_addr(Addr_out),
63                        .zero(zero),
64                        .overflow(overflow),
65                        .PC_Current(PC_out),

```

```

66         .Inst(inst_out),
67         .data_out(Data_out)
68     );
69 endmodule

```

M_datapath

```

1  `timescale 1ns / 1ps
2
3  module M_datapath(input clk,
4                    input reset,
5                    input MIO_ready,
6                    input IorD,
7                    input IRWrite,
8                    input [1:0] RegDst,
9                    input RegWrite,
10                   input [1:0] MemtoReg,
11                   input ALUSrcA,
12                   input [1:0] ALUSrcB,
13                   input [1:0] PCSource,
14                   input PCWrite,
15                   input PCWriteCond,
16                   input Branch,
17                   input [2:0] ALU_operation,
18                   output [31:0] PC_Current,
19                   input [31:0] data2CPU,
20                   output [31:0] Inst,
21                   output [31:0] data_out,
22                   output [31:0] M_addr,
23                   output zero,
24                   output overflow
25   );
26   assign CE = MIO_ready && (PCWrite || (PCWriteCond && Branch &&
zero));
27   assign NO = 1'b0;
28   wire[4:0] rs = Inst[25:21];
29   wire[4:0] rt = Inst[20:16];
30   wire[4:0] rd = Inst[15:11];
31   wire[4:0] Wt_addr;
32   wire[15:0] Imm_16 = Inst[15:0];
33   wire[31:0] Wt_data, rdata_A, rdata_B, MDR, Alu_A, Alu_B, Imm_32, res,
PC_Next, ALU_Out;
34
35   MUX4T1_32 PC_MUX6 (
36   .I0(res),
37   .I1(ALU_Out),
38   .I2({PC_Current[31:28], Inst[25:0], NO, NO}),
39   .I3(ALU_Out),
40   .s(PCSource[1:0]),
41   .o(PC_Next)
42   );
43
44   REG32 PC (
45   .clk(clk),
46   .rst(reset),
47   .CE(CE),
48   .D(PC_Next),

```

```

49     .Q(PC_Current)
50 );
51
52     Regs regs(
53         .clk(clk),
54         .rst(reset),
55         .L_S(RegWrite),
56         .R_addr_A(rs),
57         .R_addr_B(rt),
58         .Wt_addr(wt_addr),
59         .wt_data(wt_data),
60         .rdata_A(rdata_A),
61         .rdata_B(rdata_B)
62     );
63
64     MUX4T1_5 MUX1(
65         .I0(rt),
66         .I1(rd),
67         .I2(5'b11111),
68         .I3(5'b00000),
69         .s(RegDst),
70         .o(wt_addr)
71     );
72
73     MUX4T1_32 Mem2Reg_MUX2(
74         .I0(ALU_Out),
75         .I1(MDR),
76         .I2({32'h0000_0000}),
77         .I3(32'h0000_0000),
78         .s(MemtoReg),
79         .o(wt_data)
80     );
81
82     alu x_ALU(
83         .A(Alu_A),
84         .B(Alu_B),
85         .ALU_operation(ALU_operation),
86         .res(res),
87         .zero(zero),
88         .overflow(overflow)
89     );
90
91     MUX2T1_32 A_MUX4 (
92         .I0(rdata_A),
93         .I1(PC_Current),
94         .s(ALUSrcA),
95         .o(Alu_A)
96     );
97
98     MUX4T1_32 B_MUX3 (
99         .I0(rdata_B),
100        .I1(32'd4),
101        .I2(Imm_32),
102        .I3({Imm_32[29:0], NO, NO}),
103        .s(ALUSrcB),
104        .o(Alu_B)
105    );
106

```

```

107     REG32 ALUout (
108         .clk(clk),
109         .rst(1'b0),
110         .CE(1'b1),
111         .D(res),
112         .Q(ALU_Out)
113     );
114
115     REG32 IR (
116         .clk(clk),
117         .rst(reset),
118         .CE(IRwrite),
119         .D(data2CPU),
120         .Q(Inst)
121     );
122
123     REG32 reg_MDR (
124         .clk(clk),
125         .rst(1'b0),
126         .CE(1'b1),
127         .D(data2CPU),
128         .Q(MDR)
129     );
130
131     MUX2T1_32 MUX5 (
132         .I0(ALU_Out),
133         .I1(PC_Current),
134         .s(IorD),
135         .o(M_addr)
136     );
137
138     Ext_32 U5 (
139         .imm_16(Imm_16),
140         .imm_32(Imm_32)
141     );
142
143     assign data_out = rdata_B;
144
145 endmodule

```

M_datapath_sim

M_datapath simulation excitation code

```

1  `timescale 1ns / 1ps
2
3  module m_datapath_sim;
4
5      // Inputs
6      reg clk;
7      reg reset;
8      reg MIO_ready;
9      reg IorD;
10     reg IRwrite;
11     reg [1:0] RegDst;
12     reg RegWrite;
13     reg [1:0] MemtoReg;

```

```

14     reg ALUSrcA;
15     reg [1:0] ALUSrcB;
16     reg [1:0] PCSource;
17     reg PCWrite;
18     reg PCWriteCond;
19     reg Branch;
20     reg [2:0] ALU_operation;
21     reg [31:0] data2CPU;
22
23     // Outputs
24     wire [31:0] PC_Current;
25     wire [31:0] Inst;
26     wire [31:0] data_out;
27     wire [31:0] M_addr;
28     wire zero;
29     wire overflow;
30
31     // Instantiate the Unit Under Test (UUT)
32     M_datapath uut (
33         .clk(clk),
34         .reset(reset),
35         .MIO_ready(MIO_ready),
36         .IorD(IorD),
37         .IRWrite(IRWrite),
38         .RegDst(RegDst),
39         .RegWrite(RegWrite),
40         .MemtoReg(MemtoReg),
41         .ALUSrcA(ALUSrcA),
42         .ALUSrcB(ALUSrcB),
43         .PCSource(PCSource),
44         .PCWrite(PCWrite),
45         .PCWriteCond(PCWriteCond),
46         .Branch(Branch),
47         .ALU_operation(ALU_operation),
48         .PC_Current(PC_Current),
49         .data2CPU(data2CPU),
50         .Inst(Inst),
51         .data_out(data_out),
52         .M_addr(M_addr),
53         .zero(zero),
54         .overflow(overflow)
55     );
56
57     initial begin
58         // Initialize Inputs
59         clk = 0;
60         reset = 1;
61         MIO_ready = 1;
62         IorD = 0;
63         IRWrite = 1;
64         RegDst = 0;
65         RegWrite = 0;
66         MemtoReg = 0;
67         ALUSrcA = 0;
68         ALUSrcB = 0;
69         PCSource = 0;
70         PCWrite = 0;
71         PCWriteCond = 0;

```

```

72 Branch = 0;
73 ALU_operation = 0;
74 data2CPU = 0;
75
76 // wait 100 ns for global reset to finish
77 #100;
78
79 // Add stimulus here
80 reset = 0;
81 //J 1000
82 //Start
83 IorD = 0;
84 IRWrite = 1;
85 RegWrite = 0;
86 ALUSrcA = 1; //PC_Current
87 ALUSrcB = 2'b01;
88 PCSrc = 2'b00;
89 PCWrite = 1;
90 ALU_operation = 3'b010; //add
91 data2CPU = 32'b000010_0000000000000000000000001000;
92 #40;
93 //state1
94 IRWrite = 0;
95 ALUSrcA = 1;
96 ALUSrcB = 2'b11;
97 PCWrite = 0;
98 ALU_operation = 3'b010; //add
99 #40;
100 //state 9
101 PCWrite = 1;
102 PCSrc = 2'b10;
103 #40;
104 //220
105 //Beq
106 //Start
107 IorD = 0;
108 IRWrite = 1;
109 RegWrite = 0;
110 ALUSrcA = 1;
111 ALUSrcB = 2'b01;
112 PCSrc = 2'b00;
113 PCWrite = 1;
114 ALU_operation = 3'b010; //add
115 data2CPU = 32'b000100_01011_00000_0000000000000000101; //beq
116 $t3, $zero, 5
117 #40;
118 //state 1
119 IRWrite = 0;
120 ALUSrcA = 1;
121 ALUSrcB = 2'b11;
122 PCWrite = 0;
123 ALU_operation = 3'b010; //add
124 #40;
125 //state 8
126 ALUSrcA = 0; //A
127 ALUSrcB = 0; //B
128 ALU_operation = 3'b110; //sub
129 PCWriteCond = 1;

```



```

129      Branch = 1;
130      PCSource = 2'b01;
131      #40;
132      PCWriteCond = 0;
133      //340
134      //Lw
135      //Start
136      IorD = 0;
137      IRWrite = 1;
138      RegWrite = 0;
139      ALUSrcA = 1;
140      ALUSrcB = 2'b01;
141      PCSource = 2'b00;
142      PCWrite = 1;
143      ALU_operation = 3'b010; //add
144      data2CPU = 32'b100011_00000_10010_00000000000000010; //lw
    $s2, 2($zero)
145      #40;
146      //state 1
147      IRWrite = 0;
148      ALUSrcA = 1;
149      ALUSrcB = 2'b11;
150      PCWrite = 0;
151      ALU_operation = 3'b010; //add
152      #40;
153      //state 2
154      ALUSrcA = 0;
155      ALUSrcB = 10;
156      ALU_operation = 3'b010; //add
157      #40;
158      //state 3
159      IorD = 1;
160      data2CPU = 32'h5a5a5a5a;
161      #40;
162      //state 4
163      RegDst = 2'b00;
164      RegWrite = 1;
165      MemtoReg = 2'b01;
166      #40;
167      //540
168      //Add
169      //Start
170      IorD = 0;
171      IRWrite = 1;
172      RegWrite = 0;
173      ALUSrcA = 1;
174      ALUSrcB = 2'b01;
175      PCSource = 2'b00;
176      PCWrite = 1;
177      ALU_operation = 3'b010; //add
178      data2CPU = 32'h000000_00000_10010_10001_00000_100000;
    //add $s1, $zero, $s2
179      #40;
180      //state1
181      IRWrite = 0;
182      ALUSrcA = 1; //PC_Current
183      ALUSrcB = 2'b11;
184      PCWrite = 0;

```

```

185         ALU_operation = 3'b010; //add
186         #40;
187         //state6
188         ALUSrcA = 0;
189         ALUSrcB = 00;
190         ALU_operation = 3'b010; //add
191         #40;
192         //state7
193         RegDst = 2'b01;
194         RegWrite = 1;
195         MemtoReg = 2'b00;
196         #40;
197         //700
198
199     end
200
201     always begin
202         clk = 1; #10;
203         clk = 0; #10;
204     end
205
206 endmodule

```

ctrl

```

1  `timescale 1ns / 1ps
2
3  module ctrl(input clk,
4              input reset,
5              input [31:0] Inst_in,
6              input zero,
7              input overflow,
8              input MIO_ready,           //外部输入=1
9              output reg MemRead,
10             output reg MemWrite,
11             output reg [2:0] ALU_operation, //ALU_Control
12             output [4:0] state_out,
13
14             output reg CPU_MIO,
15             output reg IorD,
16             output reg IRWrite,
17             output reg [1:0] RegDst,     //预留2位
18             output reg RegWrite,
19             output reg [1:0] MemtoReg,   //预留2位
20             output reg ALUSrcA,
21             output reg [1:0] ALUSrcB,
22             output reg [1:0] PCSource,
23             output reg PCWrite,
24             output reg PCWriteCond,
25             output reg Branch
26         );
27     /*状态变量*/
28     parameter IF      = 5'b0000, ID      = 5'b00001, EX_R  = 5'b00010,
EX_Mem = 5'b00011, EX_I  = 5'b00100, Lui_WB = 5'b00101;

```



```

76                                     endcase
77                                     end
78             EX_R:      state <= R_WB;
79             EX_I:      state <= I_WB;
80             EX_Beq:    state <= IF;
81             EX_Bne:    state <= IF;
82             EX_Jal:    state <= IF;
83             EX_Jr:     state <= IF;
84             EX_J:      state <= IF;
85             Mem_RD:    state <= LW_WB;
86             LW_WB:     state <= IF;
87             Mem_WD:    state <= IF;
88             R_WB:      state <= IF;
89             I_WB:      state <= IF;
90             Lui_WB:    state <= IF;
91             Error:     state <= Error;
92             default:   state <= Error;
93         endcase
94     end
95 end
96
97 always@*begin
98     case(state)
99         IF:      begin `CPU_ctrl_signals <= value0; Branch <= 0;
ALU_operation = ADD; end
100        ID:      begin `CPU_ctrl_signals <= value1; Branch <= 0;
ALU_operation = ADD; end
101        EX_Mem:  begin `CPU_ctrl_signals <= value2; Branch <= 0;
ALU_operation = ADD; end
102        Mem_RD:  begin `CPU_ctrl_signals <= value3; Branch <= 0;
ALU_operation = ADD; end
103        LW_WB:   begin `CPU_ctrl_signals <= value4; Branch <= 0;
ALU_operation = ADD; end
104        Mem_WD:   begin `CPU_ctrl_signals <= value5; Branch <= 0;
ALU_operation = ADD; end
105        EX_R:    begin
106                `CPU_ctrl_signals <= value6;
107                Branch <= 0;
108                case(Inst_in[5:0])
109                    6'b100000: ALU_operation = ADD;
110                    6'b100010: ALU_operation = SUB;
111                    6'b100100: ALU_operation = AND;
112                    6'b100101: ALU_operation = OR;
113                    6'b100111: ALU_operation = NOR;
114                    6'b101010: ALU_operation = SLT;
115                    6'b000010: ALU_operation = SRL;
116                    6'b000000: ALU_operation = XOR;
117                    6'b001000: ALU_operation = ADD; //jr
118                    default:   ALU_operation = ADD;
119                endcase
120            end
121        R_WB:    begin `CPU_ctrl_signals <= value7 ; Branch <= 0;
ALU_operation = ADD; end
122        EX_Beq:  begin `CPU_ctrl_signals <= value8 ; Branch <= 1;
ALU_operation = SUB; end
123        EX_J:    begin `CPU_ctrl_signals <= value9 ; Branch <= 0;
ALU_operation = ADD; end

```

```

124         EX_I:   begin `CPU_ctrl_signals <= value10; Branch <= 0;
ALU_operation = SLT; end
125         I_WB:   begin `CPU_ctrl_signals <= value11; Branch <= 0;
ALU_operation = ADD; end
126         Lui_WB: begin `CPU_ctrl_signals <= value12; Branch <= 0;
ALU_operation = ADD; end
127         EX_Bne: begin `CPU_ctrl_signals <= value13; Branch <= 0;
ALU_operation = SUB; end
128         EX_Jr:   begin `CPU_ctrl_signals <= value14; Branch <= 0;
ALU_operation = ADD; end
129         EX_Jal:  begin `CPU_ctrl_signals <= value15; Branch <= 0;
ALU_operation = ADD; end
130         default:begin `CPU_ctrl_signals <= value0 ; Branch <= 0;
ALU_operation = ADD; end
131     endcase
132 end
133
134
135 endmodule
136

```

ctrl_sim

ctrl simulation excitation code

```

1  `timescale 1ns / 1ps
2
3  module ctrl_sim;
4
5      // Inputs
6      reg clk;
7      reg reset;
8      reg [31:0] Inst_in;
9      reg zero;
10     reg overflow;
11     reg MIO_ready;
12
13     // Outputs
14     wire [4:0] state_out;
15     wire MemRead;
16     wire MemWrite;
17     wire [2:0] ALU_operation;
18     //wire [4:0] state;
19     wire CPU_MIO;
20     wire Iord;
21     wire IRWrite;
22     wire [1:0] RegDst;
23     wire RegWrite;
24     wire [1:0] MemtoReg;
25     wire ALUSrcA;
26     wire [1:0] ALUSrcB;
27     wire [1:0] PCSource;
28     wire PCWrite;
29     wire PCWriteCond;
30     wire Branch;

```

```

31
32 // Instantiate the Unit Under Test (UUT)
33 ctrl uut (
34     .clk(clk),
35     .reset(reset),
36     .Inst_in(Inst_in),
37     .zero(zero),
38     .overflow(overflow),
39     .MIO_ready(MIO_ready),
40     .MemRead(MemRead),
41     .MemWrite(MemWrite),
42     .ALU_operation(ALU_operation),
43     .state_out(state_out),
44     .CPU_MIO(CPU_MIO),
45     .IorD(IorD),
46     .IRWrite(IRWrite),
47     .RegDst(RegDst),
48     .RegWrite(RegWrite),
49     .MemtoReg(MemtoReg),
50     .ALUSrcA(ALUSrcA),
51     .ALUSrcB(ALUSrcB),
52     .PCSource(PCSource),
53     .PCWrite(PCWrite),
54     .PCWriteCond(PCWriteCond),
55     .Branch(Branch)
56 );
57
58 initial begin
59     // Initialize Inputs
60     clk = 0;
61     reset = 1;
62     Inst_in = 0;
63     zero = 0;
64     overflow = 0;
65     MIO_ready = 1;
66
67     #10;
68     reset = 0;
69     // R-type
70     Inst_in = 32'b000000_00000_00000_00000_00000_100000; // add
71     $s0 <= $zero + $zero
72     #80;
73     // I-type
74     Inst_in = 32'b001000_00000_01000_00000000000000001; // addi
75     $t0 <= $zero + 1
76     #80;
77     // condition
78     Inst_in = 32'b000100_10110_10111_1111111111101110; // beq $s6 $s7
79     1111111111101110
80     #60;
81     zero = 1;
82     #60;
83     Inst_in = 32'b000101_10110_10111_1111111111101110; // bne $s6 $s7
84     1111111111101110
85     #60;
86     zero = 0;
87     #60;
88     // sw

```


```

85     Inst_in = 32'b101011_01001_10001_0000000000010100;//sw
mem[$t1+20]=$s1
86     #80;
87     // lw
88     Inst_in = 32'b100011_01001_10001_0000000000010100;//lw $s1=$t1+20
89     #100
90     // jump
91     Inst_in = 32'b000010_0000000000000000000000001000;//j
92     #60;
93     Inst_in = 32'b000011_0000000000000000100000000000;//jal
94     #60;
95     Inst_in = 32'b000000_10000_00000_00000_00000_001000;//jr $31
96     #60
97     // lui
98     Inst_in = 32'b001111_00000_10000_0000000000001111;//lui
    $8=15*65536
99
100     end
101
102     always begin
103         clk = 1;#10;
104         clk = 0;#10;
105     end
106
107 endmodule

```

三、实验过程和数据记录及结果分析

M_datapath



Simulation results are as expected.

ctrl

