

本科实验报告

课程名称:	计算机组成
姓名:	臧可
学院:	计算机科学与技术学院
系:	计算机科学与技术系
专业:	计算机科学与技术
学号:	3180102095
指导教师:	姜晓红

2020年 07月 03日

浙江大学实验报告

课程名称: 计算机组成 实验类型: 综合

实验项目名称: Lab5: Microprogrammed Controller

学生姓名: 臧可 专业: 计算机科学与技术 学号: 3180102095

同组学生姓名: None 指导老师: 姜晓红

实验地点: 东四509 实验日期: 2020年 07月 03日


一、实验目的和要求

Object: implement the Multiple-cycle-CPU controller via microprogramming.

Requirement: Implement and simulate with verilog code.

二、实验内容和原理

State machine diagram



Microinstruction list

								微指金	<i>~</i>								
	00000	00001	00010	00011	00100	00101	00110	00111	01000	01001	01010	01011	01100	01101	01110	01111	10000
输出控制信号	IF	ID	EX Mem	EX R	R WB	EX I	I WB	EX Lui	EX Beg	EX Bne	EX Jr	Ex Jal	EX J	Mem RD	LW WB	Mem WD	Error
PCWrite	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0
PCWriteCond	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0
IorD	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0
MemRead	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
MemWrite	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
IRWrite	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
MemToReg1	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0
MemToReg0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0
PCSource1	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0
PCSource0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0
ALUSrcB1	0	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1	0
ALUSrcB0	1	1	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0
ALUSrcA	0	0	1	1	1	1	1	0	1	1	1	0	0	1	0	1	0
RegWrite	0	0	0	0	1	0	1	1	0	0	0	1	0	0	1	0	0
RegDst1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
RegDst0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
CPU_MIO	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0
Branch	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
AddrCtrl1	1	0	1	1	0	1	0	0	0	0	0	0	0	1	0	0	0
Addrctr10	1	1	0	1	0	1	0	0	0	0	0	0	0	1	0	0	0

AddrCtrl controls the next state, 00 represents returning to Fetch, Dispatch1 represents the first state to complete the branch, Dispatch2 represents the branch at lw/sw, and 11 represents sequential execution

	Seq	11
C :	Fetch	00
Sequencing	Dispatch1	01
	Dispatch2	10

Verilog code of the microcontroller

```
1
    module Micro_ctrl(input clk,
 2
                input reset,
 3
                input [31:0] Inst_in,
 4
                input zero,
 5
                input overflow,
                                              //外部输入=1
 6
                input MIO_ready,
 7
                output reg MemRead,
 8
                output reg MemWrite,
 9
                output reg[2:0]ALU_operation, //ALU_Control
10
                output [4:0] state_out,
11
12
                output reg CPU_MIO,
                output reg IorD,
13
14
                output reg IRWrite,
15
                output reg [1:0]RegDst,
                                             //预留2位
16
                output reg RegWrite,
17
                output reg [1:0]MemtoReg,
                                              //预留2位
18
                output reg ALUSrcA,
19
                output reg [1:0]ALUSrcB,
20
                output reg [1:0] PCSource,
21
                output reg PCWrite,
22
                output reg PCWriteCond,
23
                output reg Branch
24
25
        reg [1:0]AddrCtrl;//00-Fetch, 01-Dispatch1, 10-Dispatch2, 11-Seq
26
        /*20位微指令*/
27
        `define CPU_ctrl_signals {PCWrite, PCWriteCond, IorD, MemRead,
    MemWrite, IRWrite, MemtoReg[1:0], PCSource[1:0], ALUSrcB[1:0], ALUSrcA,
    RegWrite, RegDst[1:0], CPU_MIO, Branch, AddrCtrl}
28
        parameter AND = 3'b000, OR = 3'b001, ADD = 3'b010, SUB = 3'b110, NOR =
    3'b100, SLT = 3'b111, XOR = 3'b011, SRL = 3'b101;
29
        parameter IF = 5'b00000, ID
                                         = 5'b00001, EX_Mem = 5'b00010, EX_R
      = 5'b00011, R_WB = 5'b00100, EX_I = 5'b00101;
        parameter I_WB = 5'b00110, EX_Lui = 5'b00111, EX_Beq = 5'b01000,
30
    EX_Bne = 5'b01001, EX_Jr = 5'b01010, EX_Jal = 5'b01011;
        parameter EX_J = 5'b01100, Mem_RD = 5'b01101, LW_WB = 5'b01110,
31
    Mem_WD = 5'b01111, Error = 5'b10000;
        parameter value0 = 20'b1001_0100_0001_0000_1011, value1 =
32
    20'b0000_0000_0011_0000_0001;//IF,ID
33
        parameter value2 = 20'b0000_0000_0010_1000_0010, value3 =
    20'b0000_0000_0000_1000_0011;//EX_Mem, EX_R
        parameter value4 = 20'b0000_0000_1101_0000, value5 =
34
    20'b0000_0000_0010_1000_0011;//R_WB, EX_I
        parameter value6 = 20'b0000_0000_010_1100_0000, value7 =
35
    20'b0000_0010_0011_0100_0000;//I_WB, EX_Lui
```

```
36
        parameter value8 = 20'b0100_0000_0100_1000_0000, value9 =
    20'b0100_0000_0100_1000_0100;//EX_Beq, EX_Bne
37
        parameter value10 = 20'b1000_0000_0000_1000_0000, value11 =
    20'b1000_0011_1011_0110_0000;//EX_Jr, EX_Jal
38
        parameter value12 = 20'b1000_0000_1011_0000_0000, value13 =
    20'b0011_0000_0010_1000_1011;//EX_J, Mem_RD
39
        parameter value14 = 20'b0000_0001_0000_0100_0000, value15 =
    20'b0010_1000_0010_1000_1000;//LW_WB, Mem_WD
40
        reg [4:0] state, Dispatch1, Dispatch2;
41
        reg [19:0] MicroMem [16:0];
42
        wire [4:0] next_state;
43
        wire [19:0]MicroInst;
44
        assign state_out = state;
45
46
        always@(posedge clk or posedge reset)begin
            if(reset == 1) begin//微指令初始化存入MicroMem
47
                state = 5'b00000;
48
49
                MicroMem[0] = value0;
50
                MicroMem[1] = value1;
51
                MicroMem[2] = value2;
52
                MicroMem[3] = value3;
53
                MicroMem[4] = value4;
                MicroMem[5] = value5;
54
55
                MicroMem[6] = value6;
56
                MicroMem[7] = value7;
57
                MicroMem[8] = value8;
                MicroMem[9] = value9;
58
59
                MicroMem[10] = value10;
60
                MicroMem[11] = value11;
61
                MicroMem[12] = value12;
62
                MicroMem[13] = value13;
63
                MicroMem[14] = value14;
64
                MicroMem[15] = value15;
65
                MicroMem[16] = 20'b00000_0000_0000_0000;
66
            end
67
            else
68
                state = next_state;
69
        end
70
        assign MicroInst = MicroMem[state];//取指
71
        //Dispatch
        always@(Inst_in[31:26] or Inst_in[5:0]) begin
72
73
            case(Inst_in[31:26])
74
                6'b000000: begin
75
                                 case (Inst_in[5:0])
76
                                     6'b001000: Dispatch1 <= EX_Jr;
77
                                     default:
                                                Dispatch1 <= EX_R;
78
                                 endcase
79
                             end
                6'b100011: begin
80
81
                                     Dispatch1 <= EX_Mem;</pre>
                                                           //LW
82
                                     Dispatch2 <= Mem_RD;</pre>
83
                                 end
84
                6'b101011: begin
85
                                     Dispatch1 <= EX_Mem;</pre>
                                                           //SW
86
                                     Dispatch2 <= Mem_WD;</pre>
87
                               end
88
                6'b001000: Dispatch1 <= EX_I;
                                                   //addi
89
                6'b001100: Dispatch1 <= EX_I;
                                                   //andi
```

```
90
                  6'b001101: Dispatch1 <= EX_I;
                                                    //ori
 91
                  6'b001110: Dispatch1 <= EX_I;
                                                    //xori
 92
                  6'b001010: Dispatch1 <= EX_I;
                                                    //slti
 93
                  6'b001111: Dispatch1 <= EX_Lui; //Lui
 94
                  6'b000100: Dispatch1 <= EX_Beq; //Beq
 95
                  6'b000101: Dispatch1 <= EX_Bne; //Bne
 96
                  6'b000011: Dispatch1 <= EX_Jal; //Jal
 97
                  6'b000010: Dispatch1 <= EX_J;
                                                    //J
 98
                  default:
                             Dispatch1 <= Error;</pre>
 99
              endcase
100
         end
101
102
         MUX4T1_5 Sequencing(
103
             .IO(5'b0000),
104
              .I1(Dispatch1),
105
              .I2(Dispatch2),
106
              .I3(state+1'b1),//Seq
107
              .s(AddrCtrl),
108
              .o(next_state)
109
         );
110
111
         always@*begin
112
              `CPU_ctrl_signals = MicroInst;
113
         end
114
115
         always@*begin
116
             case(state)
117
                  EX_R:
118
                      case(Inst_in[5:0])
119
                          6'b100000: ALU_operation = ADD;
120
                          6'b100010: ALU_operation = SUB;
121
                          6'b100100: ALU_operation = AND;
122
                          6'b100101: ALU_operation = OR;
123
                          6'b100111: ALU_operation = NOR;
124
                          6'b101010: ALU_operation = SLT;
125
                          6'b000010: ALU_operation = SRL;
126
                          6'b000000: ALU_operation = XOR;
                          6'b001000: ALU_operation = ADD; //jr
127
128
                          default: ALU_operation = ADD;
129
                      endcase
130
                  EX_I:
131
                      case(Inst_in[31:26])
132
                          6'b001000: ALU_operation = ADD; //addi
133
                          6'b001100: ALU_operation = AND; //andi
134
                          6'b001101: ALU_operation = OR; //ori
                          6'b001110: ALU_operation = XOR; //xori
135
136
                          6'b001010: ALU_operation = SLT; //slti
137
                          default:
                                     ALU_operation = ADD;
138
                      endcase
139
                  EX_Beq: ALU_operation = SUB;
140
                  EX_Bne: ALU_operation = SUB;
141
                  default: ALU_operation = ADD;
142
              endcase
143
         end
144
145
     endmodule
```

Microcontroller simulation code


```
module Micro_ctrl_sim;
 1
 2
 3
        // Inputs
 4
        reg clk;
 5
        reg reset;
 6
        reg [31:0] Inst_in;
 7
        reg zero;
 8
        reg overflow;
 9
        reg MIO_ready;
10
11
        // Outputs
12
        wire MemRead;
13
        wire MemWrite;
        wire [2:0] ALU_operation;
14
15
        wire [4:0] state_out;
16
        wire CPU_MIO;
17
        wire IorD;
18
        wire IRWrite;
19
        wire [1:0] RegDst;
20
        wire RegWrite;
21
        wire [1:0] MemtoReg;
22
        wire ALUSrcA;
23
        wire [1:0] ALUSTCB;
24
        wire [1:0] PCSource;
25
        wire PCWrite;
        wire PCWriteCond;
26
27
        wire Branch;
28
        // Instantiate the Unit Under Test (UUT)
29
30
        Micro_ctrl uut (
            .clk(clk),
31
32
             .reset(reset),
33
             .Inst_in(Inst_in),
34
             .zero(zero),
35
             .overflow(overflow),
36
             .MIO_ready(MIO_ready),
37
             .MemRead(MemRead),
38
             .MemWrite(MemWrite),
39
             .ALU_operation(ALU_operation),
40
             .state_out(state_out),
41
             .CPU_MIO(CPU_MIO),
42
             .IorD(IorD),
43
             .IRWrite(IRWrite),
44
             .RegDst(RegDst),
45
             .RegWrite(RegWrite),
46
             .MemtoReg(MemtoReg),
47
             .ALUSrcA(ALUSrcA),
48
             .ALUSrcB(ALUSrcB),
49
             .PCSource(PCSource),
50
             .PCWrite(PCWrite),
51
             .PCWriteCond(PCWriteCond),
52
             .Branch(Branch)
53
        );
54
55
        initial begin
```

```
56
              // Initialize Inputs
 57
            c1k = 0;
 58
            reset = 1;
 59
            Inst_in = 0;
 60
            zero = 0;
 61
            overflow = 0;
 62
            MIO_ready = 1;
 63
 64
            #10;
 65
            reset = 0;
 66
            // R-type
            Inst_in = 32'b000000_00000_00000_00000_100000;// add
 67
    $s0<=$zero+$zero
68
            #80;
 69
            // I-type
 70
            Inst_in = 32'b001000_00000_01000_000000000000001;// addi
    $t0<=$zero+1
 71
            #80;
72
            // condition
 73
            Inst_in = 32'b000100_10110_10111_1111111111111101110;// beg $s6 $s7
    1111111111101110
74
            #60;
75
            zero = 1;
 76
            #60;
 77
            1111111111101110
78
            #60;
79
            zero = 0;
 80
            #60;
 81
            // sw
 82
            Inst_in = 32'b101011_01001_10001_000000000010100;//sw
    mem[$t1+20]=$s1
 83
            #80;
           // 1w
84
 85
            Inst_in = 32'b100011_01001_10001_00000000010100;//lw $s1=$t1+20
 86
            #100
 87
            // jump
 88
            89
            #60;
90
            Inst_in = 32'b000011_000000000000001000000000;//jal
 91
            #60:
 92
            Inst_in = 32'b000000_10000_00000_00000_00000_001000;//jr $31
93
            #60
            // lui
94
95
            Inst_in = 32'b001111_00000_10000_0000000000001111;//lui
    $8=15*65536
96
97
        end
98
99
        always begin
            c1k = 1; #10;
100
101
            c1k = 0; #10;
102
        end
103
104
    endmodule
```

It is the same as the original multi-cycle CPU controller simulation excitation code, in order to facilitate the verification of correctness

三、 实验过程和数据记录及结果分析

Micro_ctrl simulation results



Match with the output in the micro-instruction table, correct

四、讨论与心得

Through this experiment, I have a deeper understanding of the multi-cycle CPU controller.

When writing microinstructions, draw the state machine diagram and microinstruction list is conducive to the writing of verilog code.

It should be noted that the initial value of state is assigned to 0 during initialization, otherwise the simulation result will be x