```
    `timescale 1ns / 1ps

2.
3. ///////fields of IR
4. `define oper_type IR[31:27]
5. `define rdst
                   IR[26:22]
6. `define rsrc1
                    IR[21:17]
7. `define imm_mode IR[16]
8. `define rsrc2
                    IR[15:11]
9. `define isrc
                    IR[15:0]
10.
11.
12. /////////arithmetic operation
13. `define movsgpr
                         5'b00000
14. `define mov
                         5'b00001
15. `define add
                         5'b00010
16. `define sub
                         5'b00011
17. `define mul
                         5'b00100
19. ////////logical operations : and or xor xnor nand nor not
21. `define ror
                         5'b00101
22. `define rand
                         5'b00110
23. `define rxor
                         5'b00111
24. `define rxnor
                         5'b01000
25. `define rnand
                        5'b01001
26. `define rnor
                         5'b01010
27. `define rnot
                         5'b01011
29. //////// load & store instructions
31. `define storereg
                       5'b01101
                                   /////store content of register in data memory
32. `define storedin
                       5'b01110 ///// store content of din bus in data memory
33. `define senddout
                       5'b01111 ////send data from DM to dout bus
34. `define sendreg
                        5'b10001 ///// send data from DM to register
35.
36.
37.
38. module top(
39. input clk, sys rst,
40. input [15:0] din,
41. output reg [15:0] dout
42.);
44. /////////adding program and data memory
45. reg [31:0] inst mem [15:0]; ///program memory
46. reg [15:0] data mem [15:0]; ///data memory
47.
48.
49.
50.
52. reg [31:0] IR;
                           ///// instruction register <--ir[31:27]--><--ir[26:22]--><--
   ir[21:17]--><--ir[16]--><--ir[15:11]--><--ir[10:0]-->
53.
                            /////fields
                                                        <--- oper --><-- rdest --><--
   rsrc1 --><--modesel--><-- rsrc2 --><--unused -->
                            /////fields
                                                        <--- oper --><-- rdest --><--
   rsrc1 --><--modesel--><-- immediate date
                                               -->
                                                      2^15
56. reg [15:0] GPR [31:0]; //////general purpose register gpr[0] ...... gpr[31]
57.
58.
```

```
59.
60. reg [15:0] SGPR;
                   //// msb of multiplication --> special register
61.
62. reg [31:0] mul_res;
63.
64.
65.
66.
67.
68.
69.
70.
71. task decode_inst();
72. begin
73. case(`oper_type)
75. `movsgpr: begin
76.
77.
    GPR[`rdst] = SGPR;
78.
79. end
80.
82. `mov : begin
    if(`imm_mode)
        GPR[`rdst] = `isrc;
85.
       GPR[`rdst]
86.
                 = GPR[`rsrc1];
87. end
91. `add : begin
       if(`imm mode)
93.
        GPR[`rdst]
                  = GPR[`rsrc1] + `isrc;
      else
95.
        GPR[`rdst]
                  = GPR[`rsrc1] + GPR[`rsrc2];
96. end
97.
100.
        `sub : begin
101.
            if(`imm mode)
102.
              GPR[`rdst] = GPR[`rsrc1] - `isrc;
103.
104.
             GPR[`rdst] = GPR[`rsrc1] - GPR[`rsrc2];
105.
106.
        107.
108.
        `mul : begin
109.
110.
            if(`imm mode)
111.
              mul res
                     = GPR[`rsrc1] * `isrc;
112.
            else
113.
              mul res
                     = GPR[`rsrc1] * GPR[`rsrc2];
114.
115.
            GPR[`rdst]
                     = mul res[15:0];
116.
            SGPR
                     = mul res[31:16];
117.
        end
118.
        ///////// bitwise or
119.
```

```
120.
121.
        `ror : begin
122.
            if(`imm_mode)
123.
              GPR[`rdst] = GPR[`rsrc1] | `isrc;
124.
             GPR[`rdst] = GPR[`rsrc1] | GPR[`rsrc2];
125.
126.
        end
127.
        128.
129.
130.
        `rand : begin
131.
            if(`imm_mode)
              GPR[`rdst] = GPR[`rsrc1] & `isrc;
132.
133.
           else
134.
             GPR[`rdst]
                      = GPR[`rsrc1] & GPR[`rsrc2];
135.
        end
136.
        137.
138.
139.
        `rxor : begin
            if(`imm mode)
140.
              GPR[`rdst] = GPR[`rsrc1] ^ `isrc;
141.
142.
143.
             GPR[`rdst] = GPR[`rsrc1] ^ GPR[`rsrc2];
144.
        end
145.
146.
        ////////// bitwise xnor
147.
148.
        `rxnor : begin
            if(`imm_mode)
149.
150.
              GPR[`rdst] = GPR[`rsrc1] ~^ `isrc;
151.
152.
              GPR[`rdst]
                       = GPR[`rsrc1] ~^ GPR[`rsrc2];
153.
        end
154.
155.
        156.
        `rnand : begin
157.
158.
            if(`imm mode)
159.
              GPR[`rdst] = ~(GPR[`rsrc1] & `isrc);
160.
161.
             GPR[`rdst] = ~(GPR[`rsrc1] & GPR[`rsrc2]);
162.
        end
163.
        164.
165.
166.
        `rnor : begin
167.
            if(`imm mode)
168.
              GPR[`rdst] = ~(GPR[`rsrc1] | `isrc);
169.
170.
             GPR[`rdst]
                      = ~(GPR[`rsrc1] | GPR[`rsrc2]);
171.
        end
172.
        173.
174.
175.
        `rnot : begin
176.
            if(`imm mode)
177.
              GPR[\rdst] = \sim(\rdst);
178.
           else
179.
              GPR[`rdst]
                       = ~(GPR[`rsrc1]);
180.
        end
```

```
181.
182.
        183.
184.
        `storedin: begin
185.
          data_mem[`isrc] = din;
186.
187.
        188.
189.
190.
        `storereg: begin
          data mem[`isrc] = GPR[`rsrc1];
191.
192.
        end
193.
194.
        195.
196.
197.
        `senddout: begin
198.
          dout = data_mem[`isrc];
199.
200.
201.
        202.
203.
        `sendreg: begin
204.
         GPR[`rdst] = data_mem[`isrc];
205.
206.
207.
        208.
        endcase
209.
        end
210.
        endtask
211.
212.
213.
214.
        ////////////logic for condition flag
215.
        reg sign = 0, zero = 0, overflow = 0, carry = 0;
216.
        reg [16:0] temp_sum;
217.
218.
        task decode_condflag();
219.
        begin
220.
221.
        ///////sign bit
222.
        if(`oper type == `mul)
223.
         sign = SGPR[15];
224.
        else
225.
         sign = GPR[\rdst][15];
226.
227.
        ////////carry bit
228.
229.
        if(`oper_type == `add)
230.
          begin
231.
            if(`imm mode)
232.
               begin
233.
               temp sum = GPR[`rsrc1] + `isrc;
234.
               carry
                     = temp sum[16];
235.
               end
236.
            else
237.
238.
               temp sum = GPR[`rsrc1] + GPR[`rsrc2];
239.
               carry = temp_sum[16];
240.
               end end
241.
          else
```

```
242.
            begin
243.
                carry = 1'b0;
244.
             end
245.
246.
         /////// zero bit
247.
          zero = ( \sim (|GPR[\rdst]) | \sim (|SGPR[15:0]) ) ;
248.
249.
250.
251.
         //////////////overflow bit
252.
253.
         if(`oper_type == `add)
254.
              begin
255.
               if(`imm mode)
256.
                 overflow = ( (~GPR[`rsrc1][15] & ~IR[15] & GPR[`rdst][15] ) | (GPR[`rsrc1][15]
   & IR[15] & ~GPR[`rdst][15]) );
257.
                 overflow = ( (~GPR[`rsrc1][15] & ~GPR[`rsrc2][15] & GPR[`rdst][15]) |
258.
   (GPR[\rsrc1][15] & GPR[\rsrc2][15] & \sigma GPR[\rdst][15]));
259.
             end
260.
           else if(`oper_type == `sub)
261.
            begin
               if(`imm mode)
262.
                 overflow = ( (~GPR[`rsrc1][15] & IR[15] & GPR[`rdst][15] ) | (GPR[`rsrc1][15]
   & ~IR[15] & ~GPR[`rdst][15]) );
264.
                 overflow = ( (~GPR[`rsrc1][15] & GPR[`rsrc2][15] & GPR[`rdst][15]) |
265.
   (GPR[`rsrc1][15] & ~GPR[`rsrc2][15] & ~GPR[`rdst][15]));
266.
            end
267.
           else
268.
             begin
             overflow = 1'b0;
269.
270.
              end
271.
272.
         end
         endtask
273.
274.
275.
276.
277.
278.
         280.
281.
         ///////reading program
282.
283.
284.
         initial begin
         $readmemb("C:/Users/kumar/proc_part2/proc_part2.srcs/sources_1/new/inst_data.mem",inst_
   mem);
286.
287.
288.
         289.
         //////reading instructions one after another
290.
         reg [2:0] count = 0;
291.
         integer PC = 0;
292.
293.
         always@(posedge clk)
294.
         begin
295.
           if(sys_rst)
296.
            begin
```

```
297.
            count <= 0;
                 <= 0;
298.
           PC
299.
           end
300.
          else
301.
          begin
302.
            if(count < 4)</pre>
303.
            begin
304.
            count <= count + 1;</pre>
305.
            end
306.
             else
307.
             begin
308.
             count <= 0;</pre>
309.
             PC
                  <= PC + 1;
310.
             end
311.
         end
312.
         end
         313.
314.
         //////reading instructions
315.
316.
         always@(*)
317.
         begin
         if(sys_rst == 1'b1)
318.
319.
        IR = 0;
320.
        else
321.
        begin
         IR = inst_mem[PC];
322.
323.
         decode_inst();
324.
         decode_condflag();
325.
         end
326.
         end
327.
         328.
329.
330.
         endmodule
331.
```