Automated Translation Validation for an LLVM Backend

Nader Boushehrinejad Moradi, Ryan Berger, Stefan Mada, John Regehr University of Utah

Topic of This Talk

LLVM supports a variety of backends



Topic of This Talk


LLVM supports a variety of backends

Backend code generation is complicated

Complexity may result in bugs

Find bugs using automated translation


- Promising results in testing AARch64 ba
- ARM-TV prototype built using Alive2



LLVM backend

Translation Validation in Alive 2


- Check for refinement
 - Fully automated
 - No false positives
- Result is either correct, not correct (with example), or a timeout



https://alive2.llvm.org/ce/

Translation Validation in Alive 2

• Result is either correct, not correct (with example), or a timeout




Translation Validation in Alive 2

• Result is either correct, not correct (with example), or a timeout

```
1 define i64 @src(i64 %a, i64 %b) {
                                           1 define i64 @tgt(i64 %a, i64 %b) {
2 %res = add i64 %a, %b
                                           2 %res = add nuw i64 %a, %b
                                           3 ret i64 %res
3 ret i64 %res
             Transformation doesn't verify!
             ERROR: Target is more poisonous than source
             Example:
             i64 %a = #x80000000000000000 (9223372036854775808, -9223372036854775808)
             Source:
             i64 %res = #x000000000000000 (1)
             Target:
             i64 %res = poison
             Source value: #x0000000000000001 (1)
             Target value: poison
```

Testing the AArch64 Backend with ARM-TV

• Enhance Alive2 to support the AArch64 llvm backend



Testing the AArch64 Backend with ARM-TV

```
ARM-TV
                                                         define i32 @foo() {
  define il2 ALCOMIR,
                                 AArch64 backend
                                                                             Asm lifter
                                                                                                  Lifted IR
                                                           %X8 0 = zext i32 0 to i64
     br label %1
                                                          %X0 0 = zext i 32 1 to i64
  1:
                                                                               Alive2
    \%2 = phi i32 \boxed{1, \%0},
                                                           br label %.l
    %3 = phi i8 [ 0, %0 ], [ %5, %1 ]
                                                      6 .LBB0 1:
                                                          %X0 1 = phi i64 [ %X0_0, %i8_loop ], [ %X0_4, %.LBB0_1]
   %4 = and i32 %2, 4
                                                          %X8_1 = phi i64 [ %X8_0, %i8_loop ], [ %X8 4, %.LBB0 1]
   %5 = add i8 %3, -1
                                                          %X0 2 = trunc i64 %X0 1 to i32
    \%6 = icmp eq i8 \%5, 0
    br i1 %6, label %7, label %1
                                                         %X0 3 = and i32 %X0 2, 4
                                                         %X0 4 = zext i32 %X0 3 to i64
10 7:
    ret i32 %4
                                                         %X8 2 = trunc i64 %X8 1 to i32
11
                                                        %X8 3 = sub i32 %X8 2, 1
12 }
                                                         %X8 4 = zext i32 %X8 3 to i64
                                                         %Z 0 = trunc i64 %X8 4 to i32
1 foo:
                                                         %Z 1 = and i32 %Z 0, 255
  mov
           w8, #0
                                                      17 %Z 2 = icmp eq i32 %Z 1, 0
           w0, #1
  mov
                                                         %Z 3 = xor i1 %Z 2, 1
 .LBB0 1:
                                                          br i1 %Z 3, label %.LBB0 1, label %i8 loop-tgt1
  and
          w0, w0, #0x4
                                                      20 i8 loop-tgt1:
          w8, w8, #1
  sub
                                                          %RES = trunc i64 %X0 4 to i32
          w8, #0xff
7 tst
                                                          ret i32 %RES
  b.ne
           .LBB0 1
                                                      23 }
9 ret
```

Example

```
1 define i64 @f(i64 %0) {
2  %c = icmp ult i64 %0, 777
3  br i1 %c, label %t, label %f
4 t:
5  %a = add i64 %0, 1
6  ret i64 %a
7 f:
8  ret i64 %0
9 }
```

AArch64 Backend

```
1 f:

2 cmp x0, #777

3 cinc x0, x0, lo

4 ret
```

- Model calling convention
- Generate SSA
- Remove poison/undef input
- Update processor state

Example with Different Bitwidths

```
1 define i23 @f23(i23 %0) {
2 %c = icmp ult i23 %0, 777
  br i1 %c, label %t, label %f
4 t:
5 \% a = add i23 \% 0, 1
6 ret i23 %a
7 f:
8 ret i23 %0
        OPT -02
1 define i23 @f(i23 %0) {
2 %c = icmp ult i23 %0, 777
3 \% a = zext i1 \% c to i23
4 %common.ret.op = add i23 %a, %0
5 ret i23 %common.ret.op
6 }
```

```
1 define i64 @f64(i64 %0) {
2 \%c = icmp \ ult \ i64 \%0, 777
3 br i1 %c, label %t, label %f
4 t:
5 \% a = add i64 \% 0, 1
6 ret i64 %a
7 f:
8 ret i64 %0
1 define i64 @f64(i64 %0) {
2 %c = icmp ult i64 %0, 777
3 %a = zext i1 %c to i64
4 %common.ret.op = add i64 %a, %0
5 ret i64 %common.ret.op
6 }
```

Example with Different Bitwidths

WO

X0

```
1 define i23 @f23(i23 %0) {
2 %c = icmp ult i23 %0, 777
  br i1 %c, label %t, label %f
4 t:
5 \% a = add i23 \% 0, 1
6 ret i23 %a
7 f:
8 ret i23 %0
     AArch64 Backend
1 f23:
        w0, #0x7fffff
2 and
3 cmp
          w0, #777
4 cinc
           w0, w0, lo
  ret
```

32:31

63

```
1 define i64 @f64(i64 %0) {
2 \%c = icmp \ ult \ i64 \%0, 777
3 br i1 %c, label %t, label %f
4 t:
5 %a = add i64 %0, 1
6 ret i64 %a
7 f:
8 ret i64 %0
1 f64:
2 cmp
         x0, #777
          x0, x0, lo
3 cinc
4 ret
```

HW registers have a specific bitwidth

Example with Different Bitwidths

X0

63

32:31

```
1 define i23 @f23(i64 %0) {
                                             1 define i23 @f23(i64 %X0) {
2 %0 t = trunc i64 %0 to i23
                                             2 f:
3 %c = icmp ult i23 %0_t, 777
                                     lifter
                                                 %X0 1 = freeze i64 %X0
4 br i1 %c, label %t, label %f
                                                 %X0 2 = trunc i64 %X0 1 to i23
5 t:
                                                 %X0 3 = zext i23 %X0 2 to i32
6 %a = add i23 %0 t, 1
                                                 %X0 4 = zext i32 %X0 3 to i64
                                                 %X0_5 = trunc i64 %X0_4 to i32
7 ret i23 %a
8 f:
                                             8 %X0 6 = and i32 %X0 5, 8388607
                                                 %Z 0 = icmp uge i32 %X0_6, 777
9 ret i23 %0 t
                                             10 %X0 7 = trunc i64 %X0 4 to i32
10 }
                                             11 %X0 8 = trunc i64 %X0 4 to i32
1 f23:
                                             12 %X0 9 = add i32 %X0 8, 1
2 and
          w0, #0x7fffff
                                             13 %RES = select i1 %Z 0, i32 %X0 7, i32 %X0 9
3 cmp
          w0, #777
                                             4 cinc
          w0, w0, lo
                                             15 ret i23 %RES T
  ret
                                             16 }

    HW registers have a specific bitwidth

                            WO
```

Modeling LLVM's Signext/Zeroext Attributes

zeroext

This indicates to the code generator that the parameter or return value should be <u>zero-extended</u> to the extent <u>required</u> by the target's ABI by the <u>caller</u> (for a parameter) or the <u>callee</u> (for a return value).

signext

This indicates to the code generator that the parameter or return value should be <u>sign-extended</u> to the extent required by the target's ABI (which is usually 32-bits) by the caller (for a parameter) or the callee (for a return value).

Modeling LLVM's Signext/Zeroext

signext

This indicates to the code generator that the parameter or return value should be sign-extended to the extent required by the target's ABI (which is usually 32-bits) by the caller (for a parameter) or the callee (for a return value).

```
1 define i8 @not i8(i8 %0) {
                                                             1 not i8:
2 \%2 = xor i8 \%0, 255
                                                                        w0, w0
                                                             2 mvn
3 ret i8 %2
                                                             3 ret
4 }
1 define signext i8 @not i8 s(i8 %0) {
                                                             1 not i8 s:
2 \%2 = xor i8 \%0, 255
                                                                mvn
3 ret i8 %2
                                                             3 sxtb
                                                                        w0, w8
4 }
                                                                ret
1 define signext i8 @not i8 ss(i8 signext %0) {
                                                             1 not i8 ss:
2 \%2 = xor i8 \%0, 255
                                                               mvn
                                                                        w0, w0
3 ret i8 %2
                                                                ret
4 }
```


signext

This indicates to the code generator that the parameter or return value should be sign-extended to the extent required by the target's ABI (which is usually 32-bits) by the caller (for a parameter) or the callee (for a return value).

```
1 not i8:
1 define i8 @not i8(i8 %0) {
                                                                1 define i8 @not_i8(i64 %X0) {
                                         2 mvn
                                                   w0, w0
                                                                2 %X0 1 = freeze i64 %X0
2 \%2 = xor i8 \%0, 255
                                         3 ret
3 ret i8 %2
                                                                3 %X0 2 = trunc i64 %X0 1 to i8
4 }
                                                                4 %X0 3 = zext i8 %X0_2 to i32
                                                                5  %X0 4 = xor i32 %X0 3, -1
1 define i8 @not i8(i64 %0) {
                                                                6 %RES = trunc i32 %X0 4 to i8
2 %0 t = trunc i64 %0 to i8
                                                                    ret i8 %RES
3 \%2 = xor i8 \%0 t, 255
                                                                8 }
4 ret i8 %2
5 }
1 define signext i8 @not i8 s(i8 %0) {
                                                                1 define i64 @not i8 s(i64 %X0) {
                                         1 not_i8_s:
2 \%2 = xor i8 \%0, 255
                                                   w8. w0
                                                                2 %X0 1 = freeze i64 %X0
                                            mvn
                                            sxtb
3 ret i8 %2
                                                    w0, w8
                                                                  %X0 2 = trunc i64 %X0 1 to i8
4 }
                                                                   %X0 3 = zext i8 %X0 2 to i32
                                            ret
                                                                5  %X0 4 = xor i32 %X0 3, -1
                                                                    %X0 5 = trunc i32 %X0 4 to i8
1 define signext i64 @not i8 s(i64 %0) {
                                                                    %X0 6 = sext i8 %X0 5 to i32
2 %0 t = trunc i64 %0 to i8
                                                                    %RES = zext i32 %X0 6 to i64
3 \%2 = xor i8 \%0 t. 255
                                                                    ret i64 %RES
4 %2 s = sext i8 %2 to i32
                                                                10}
  \%2 z = zext 132 \%2 z to 164
6 ret i64 %2 z
```

Test Case Generation

- OPT-fuzz
- LLVM unit test suite
- Alive-mutate



Results

19 bugs reported

```
1. GlobalIsel miscompiles an llvm.fshl instruction
(https://github.com/llvm/llvm-project/issues/55003)
2. GlobalIsel miscompiles a zero-extended logical shift right
(https://github.com/llvm/llvm-project/issues/55129)
3. Incorrect optimization of sitofp/fptosi roundtrip
(https://github.com/llvm/llvm-project/issues/55150)
4. Miscompilation on a shift followed by an icmp instruction
(https://github.com/llvm/llvm-project/issues/55178)
5. Miscompilation when backend attempts to lower to a rotate instruction
(https://github.com/llvm/llvm-project/issues/55201)
6. Miscompilation with urem and undef
(https://github.com/llvm/llvm-project/issues/55271)
```

Bug with Constant Parameters

```
1 define i32 @f() {
2  %1 = sub i8 -66, 0
3  %2 = icmp ugt i8 -31, %1
4  %3 = select i1 %2, i32 1, i32 0
5  ret i32 %3
6 }

1 define i32 @f() {
2  %1 = icmp ugt i8 225, 190
3  %2 = select i1 %1, i32 1, i32 0
4  ret i32 %2
5 }
```

Bug with Constant Parameters

```
1 define i32 @f() {
                                                          1 define i32 @f() {
2 \%1 = \text{sub } i8 - 66, 0
                                                              ret i32 1
                                              Simplify
3 \%2 = icmp ugt i8 -31, \%1
4 %3 = select i1 %2, i32 1, i32 0
5 ret i32 %3
6 }
     llc 14.0.0
                                                                 Ilc (trunk)
1 f:
                                                          1 f:
             w0, wzr
    mov
                                                                       w0, #1
                                                              mov
    ret
                                                              ret
```

Bug Involving Signext Attribute

signext



This indicates to the code generator that the parameter or return value should be sign-extended to the extent required by the target's ABI (which is usually 32-bits) by the caller (for a parameter) or the callee (for a return value).

Table 3, Mapping of C & C++ built-in data types

C/C++ Type	Machine Type	Notes
_Bool/bool	unsigned byte	C99/C++ only. False has value 0 and True has value 1

For an i1, the caller implicitly zero extends to an i8 first, then it sign extends

Bug Involving Signext Attribute

For an i1, the caller implicitly zero extends to an i8 first, then it sign extends


Bug Involving Signext Attribute

With a signext attribute, the sign extension takes precedence over the implicit zero extension

Ongoing Work

- Memory support
 - Pointer types
 - Function calls
- Vector instructions
 - Derive lifting code using formal semantics
- Support other backends
 - RISC-V

Thank you



https://github.com/nbushehri/alive2/tree/arm-tv

https://github.com/AliveToolkit/alive2

https://alive2.llvm.org/ce/