
Minotaur: A SIMD-Oriented Synthesizing Superoptimizer

Zhengyang Liu, John Regehr (University of Utah)

On one hand: Interesting hardware offering very high peak performance



arm





On the other: Applications and high-level languages and that want to exploit that performance

Domain Specific Lang. (Halide, Taichi)

SLP Vectorizers

Auto-Vectorizers

Intel ISPC

Video Codecs

Intel DPC++

Background

Compilers such as GCC, LLVM and ISPC support IR-level Vector Operations

- Platform-independent and platform-dependent instructions, intrinsics, data movement instructions...
- Exposing vector instructions and intrinsics to middle-end optimizations

Compiler Developers write **rules** for optimizing vector operations

- Requires experts' time
- There are always rules missing, and therefore optimizations get missed

Vector Optimizations in LLVM's Middle-End

Instruction Combiner (InstCombine) pass

- A large collection of peephole optimizations, originally for scalar operations
- They also work on element-wise vector operations

Vector Combiner pass

- Handles vector operations such as shuffle that aren't element-wise
- Smaller and less mature than InstCombine

Optimization Opportunity from LibYUV

Compute the difference between adjacent pairs of array values:

```
for (int i = 0; i < n; i +=2) {
    t[i] = s[i] - s[i + 1];
}</pre>
```

```
. . .
```

```
%26 = shufflevector <8 x i16> %s, poison, < 0, 2, 4, 6>
%27 = shufflevector <8 x i16> %s, poison, < 1, 3, 5, 7>
%28 = zext <4 x i16> %26 to <4 x i32>
%29 = zext <4 x i16> %27 to <4 x i32>
Defa
%30 = sub nsw <4 x i32> %28, %29
```


Default code from LLVM... can we do better?

	S[0]	S[1]	S[2]	S[3]	S[4]	S[5]	S[6]	S[7]	•••
%28(shuf+zext):	S[0]		S[2]		S[4]		S[6]		
%29(shuff+zext):	S[1]		S[3]		S[5]		S[7]		
%30(sub):	S[0] -	S[1]	S[2] -	S[3]	S[4] -	S[5]	S[6] -	S[7]	•••

Turning to page 1499 / 4834 in the Intel Architecture Software Developer Manual (as one does)

But what do we do with it?

PMADDWD, Multiply and Add Packed Integers Input 1:



Output:

A[0]xB[0]+	A[2]xB[2]+	A[4]xB[4]+	A[6]xB[6]+
A[1]xB[1]	A[3]xB[3]	A[5]xB[5]	A[7]xB[7]

Input 1 is our data:



Input 2 is a vector of constants:



Output:



 $\%30 = 11 \text{vm.} \times 86.\text{sse2.pmadd.} \text{wd}(\%\text{s}, <1, -1, ...,>)$

Minotaur: A SIMD-Oriented Synthesizing Superoptimizer

Our goal: Automatically infer integer vector optimizations

Not a goal: Loop Vectorization

Synthesis is easy!
... if you have the right building blocks

Synthesizing Vector Optimizations

- For each SSA value, extract how it is computed using a program slicer
- Enumerate rewrites for each extracted fragment
- Use the Alive2 refinement checker to discard incorrect rewrites
- Use a cost model to find the best correct rewrite
- Cache this rewrite for later reuse

Slicing LLVM Functions

- For each SSA value in the original program
 - Recursively walk the SSA graph backwards
 - Control flow instructions and memory operations require special care
 - Avoid extracting loops
 - Preserve pointer dependencies
 - Unsupported instructions become free inputs
- Each extracted program fragment is a Left Hand Side (LHS)

Enumerating Rewrites

We're searching for a Right Hand Side (RHS) that is a cheaper implementation of the LHS

The RHS might be...

- A constant
- A compatible value already available somewhere higher in the LHS
- A new instruction
- A DAG of new instructions

We enumerate these vaguely in order of increasing complexity

Enumerating Rewrites

```
%a = shufflevector \langle 8 \times i16 \rangle %s, poison, \langle 4 \times i32 \rangle \langle 0, 2, 4, 6 \rangle
                    %b = shufflevector \langle 8 \times i16 \rangle %s, poison, \langle 4 \times i32 \rangle \langle 1, 3, 5, 7 \rangle
                    %c = zext < 4 \times i16 > %a to < 4 \times i32 >
                    %d = zext < 4 \times i16 > %b to < 4 \times i32 >
                    %e = shl \langle 4 \times i32 \rangle %d, \langle i32 \ 16, i32 \ 16, i32 \ 16, i32 \ 16 \rangle
                    %LHS = add < 4 \times i32 > %c, %e
                                                                                                  %RHS = or %p, %e
 %RHS = %e
%RHS = sub %s, const
                                                                                    %RHS = add %a, %b
                       %RHS = 11vm.x86.avx2.pshuf.b (%s, %b)
```

How Does Enumeration Scale?

It scales very poorly, of course!

Exponential in the number of synthesized instructions

Typically...

- 50 150 rewrites for 1 new instruction
- 100 1500 rewrites for 2 new instructions
- Etc.

However, most peephole optimizations in existing compilers only create 1-2 new instruction

Checking Refinement using Alive2

- Alive2 was created in order to find the bugs in LLVM

 Given a pair of LLVM functions with the same signature, Alive2 proves that the target refines or does not refine the source

- In Minotaur, we instead use Alive2 to check if a generated rewrite is valid
 - Compiler optimizations must be sound!

Synthesizing Constants on the RHS

- Candidate rewrites often contain symbolic constants

$$%r = mul \%a, <8,16,32,64> \Rightarrow %r = shl \%a, C$$

- We cannot possibly enumerate all possible values for C

- We require a synthesis strategy better than enumeration

Synthesizing Constants on the RHS

- Large constants are difficult to synthesize and we spent a lot of time looking at different strategies for doing this
- ... and ended up using the simplest: An exists-forall solver query
 - "Does there exist a constant C that works for all inputs x to the RHS"

$$\exists C. \ \forall x. \ LHS(x) \Rightarrow RHS(x, \ C)$$

- Several examples of synthesized constants on the RHS in this talk

Semantics for SIMD instructions

To make Minotaur work, we added semantics for SIMD instructions to Alive2

- All platform-independent, non-memory vector operations, including trivial arithmetics on vectors (add, sub, ...), insertelement, shufflevector, ...
- Major platform-independent memory operations (load, store, gather, ...)
- 165 Intel X86 integer non-memory vector intrinsics

About 2500 lines of code implementing new semantics

Cost Model

There are often many valid RHSs that all refine a given LHS

Minotaur wants the best one -- so we need an accurate cost model

Alas, predicting the execution cost of LLVM IR is difficult

Solution: Compile IR to object code, then invoke the LLVM-MCA

Why do we need IIvm-mca?

```
\%0 = \text{shufflevector} < 32 \times i8 > \%a, < 32 \times i8 > \%b,
      \langle 64 \times i32 \rangle \langle 0, 32, 1, 33, 2, 34, 3, 35, 4, 36, 5, 37, 6, ... \rangle
                                                               4 LLVM instructions
  1 LLVM instruction
                                                               4 X86 instructions, 4 uOps
  9 X86 instructions, 12 uOps
     %zext = zext <32 x i8> %a to <32 x i16>
     %zext2 = zext < 32 \times i8 > %b to < 32 \times i16 >
     %shl = shl <32 x i16> %zext1, <i16 8, i16 8, i16 8, ... >
     %or = or <32 \times i16> %2, %zext.i
```

A Few Examples

Optimization: eliminate unnecessary round trip

ret <16 x i8> %0

```
code sequence found in
                                                          perlbench from SPEC CPU'17
 \%0 = \text{zext} < 16 \times i8 > \%x \text{ to } < 16 \times i16 > 
                                                          Cost = 4 uOps
 %1 = zext < 16 \times i8 > %y to < 16 \times i16 >
 \%2 = call @llvm.x86.avx2.pavg.w(<16 x i16> \%0, <16 x i16> \%1)
 %3 = trunc < 16 \times i16 > %2 to < 16 \times i8 >
                                                            Downgrades AVX2 pavg
 ret <16 x i8> %3
                                                            into the SSE2 variant
                                                            Cost = 1 uOps
\%0 = call @llvm.x86.sse2.pavg.b(<16 x i8> %x, <16 x i8> %y)
```


Recognizing an Open-Coded Popcount

```
%1 = 1 shr i64 \%0, 1
%3 = \text{sub } 164 \%0, \%2
%4 = 1 shr i64 %3, 2
%7 = add nuw nsw i64 %6, %5
%8 = 1 shr i64 \%7, 4
\%9 = add nuw nsw i64 \%8, \%7
%10 = \text{and } i64 \%9, 0xf0f0f0f0f0f0f0f
ret i64 %10
              from libgmp
```

from 19 uOps to 13 uOps

```
%1 = bitcast i64 %0 to <8 x i8>
%2 = call @llvm.ctpop(<8 x i8> %1)
%3 = bitcast <8 x i8> %2 to i64
ret i64 %3
```


Early Performance Results




Why Do Some Programs Slow Down?

We've not looked too closely at these yet, but...

- Ilvm-mca is far from 100% accurate
- Sometimes a Minotaur optimization will interact poorly with other parts of the optimization pipeline





Future work

- Automatically lowering combining rules to LLVM VectorCombine code
- Scale to synthesizing 3-5 instructions
- Support optimization of entire loops
- Support vectors of floating point values
 - Z3 is the bottleneck
 - There may be shortcuts we can take that avoid modeling IEEE floats in their full glory

Thank you!

Minotaur is in active development, and the code is open-sourced at: github.com/minotaur-toolkit/minotaur