Merging Similar Control-Flow Regions in LLVM for Performance and Code Size Benefits

Charitha Saumya (Presenter), Kirshanthan Sundararajah, Milind Kulkarni





Similar Code inside Conditional Branches is Plentiful

```
if ( fixed_mult_quo(bx, ay, by) < ax ) {
  left.end.x = px + bx, left.end.y = py + by;
  right.end.x = px + ax, right.end.y = py + ay;
  code = (*fill_trapezoid)(dev, &left, &right, py, ym, false, pdevc, lop);
  right.start = right.end;
  right.end = left.end;
} else {
  left.end.x = px + ax, left.end.y = py + ay;
  right.end.x = px + bx, right.end.y = py + by;
  code = (*fill_trapezoid)(dev, &left, &right, py, ym, false, pdevc, lop);
  left.start = left.end;
  left.end = right.end;
}</pre>
```

```
if ((tid & k) == 0)
{
    if (shared[tid] > shared[ixj])
        swap(shared[tid], shared[ixj]);
}
else
{
    if (shared[tid] < shared[ixj])
        swap(shared[tid], shared[ixj]);
}</pre>
```


Source: mibench/ghostscript benchmark


Identical/similar operation sequences inside if and else sections

Source: CUDA implementation of bitonic sort

Similar control—flow regions inside if and else sections


Code Size Reduction





Size reduction = cost(add) + cost(mul) - cost(select)


Reducing Control-flow Divergence






- Thread group (warp/wavefront)


Reducing Control-flow Divergence




Reducing Control-flow Divergence




Code Sinking and Code Hoisting




Code Sinking and Code Hoisting



Branch Fusion





Control-Flow Melding (CFM)



Program Structure Tree


- Represents all Single-Entry Single-Exit (SESE) regions in a CFG
- Can be obtained using the RegionInfo interface in LLVM





Meldable Regions


- Two SESE regions can be **melded** if,
 - Dominated by a conditional branch 0
 - No path exists that goes through both the SESE 0 regions
 - Entry blocks of the regions must post-dominate either the left or right successor of the conditional branch
 - They are *isomorphic* (have same control-flow 0 signature)



Region %P-%R


Region Alignment

- Multiple isomorphic regions in if and else paths?
- Regions are aligned based on Melding Profitability
- Melding Profitability: metric that measures the similarity of two regions base on instruction frequencies



Left regions : A-B, B-C


Right Regions: D-E, E-F, F-G



Region Alignment:

A-B with E-F B-C with F-G


Instruction Alignment




Unaligned

Aligned

Code Generation





Generated melded instructions


Aligned instruction pair

%add = add nsw i32 %0, %1

%add1 = add nsw i32 %4, %5

Generated code


%sel1 = select i1 %cmp, i32 %0, i32 %4 %sel2 = select i1 %cmp, i32 %1, i32 %5 %6 = add nsw i32 %sel1, %sel2




Unaligned instructions are executed conditionally

Ensuring Correctness


Melding can break the def-use chains outside the melded regions






Ensuring Correctness


Melding can break the def-use chains outside the melded regions






Ensuring Correctness


Handling PHI instructions





Implementation (CPU Code Size)

- LLVM-IR transformation pass
- Process all if-then-else branches
- Uses TargetTransformInfo interface
 - For instruction alignment
 - For evaluating the code size before and after




Implementation (GPU Divergence Reduction)

- Process only divergent if-the-else branches
 - Uses LLVM *DivergenceAnalysis*
- Uses a custom instruction latency cost model to evaluate the profitability

Evaluation (GPU Divergence Reduction)

- Speedups on AMD Radeon Pro Vega 20 GPU + AMD Ryzen CPU
- Comparison against both -O3 (full opts) and Branch Fusion with full opts
- Benchmarks
 - 1. Bitonic Sort (BIT)
 - 2. Parallel and Concurrent Merge (PCM)
 - 3. Mergesort (MS)
 - 4. LU-decomposition (LUD)
 - 5. N-Queens (NQU)
 - 6. Speckle Reducing Anisotropic Diffusion (SRAD)
 - 7. DCT Quantization (DCT)

Performance




BIT, PCM, NQU : Performance improvement over branch fusion comes from CFM's ability to meld at region level


Evaluation (Code Size Reduction)

- Reduction in the text section of the final binary in x86
- Comparison against –Oz
- Benchmarks Suites
 - MiBench
 - SPEC 2006
 - SPEC 2017

Code Size Reductions – MiBench



Code Size Reductions – SPEC



Summary

- Similar code inside conditional branches is quite common
- Traditional techniques like code hoisting/sinking are not sufficient to fully exploit the code similarity
- We propose Control-Flow Melding (CFM) that merge similar code at region level
- Our LLVM implementation of CFM shows its utility as a general compiler transformation

Code:

https://github.com/charitha22/llvm-project-codesize/tree/cfm-dev

Contact Us:

Charitha Saumya (cgusthin@purdue.edu)

https://charitha22.github.io/

Merging Similar Control-Flow Regions in LLVM for Performance and Code Size Benefits

Charitha Saumya (Presenter), Kirshanthan Sundararajah, Milind Kulkarni



