Arcilator for ages five and up

Flexible self-contained hardware simulation made easy

Théo Degioanni


Student @ Université de Rennes France

CIRCT: Model hardware in MLIR


A set of dialects and infrastructure to model hardware designs!

CIRCT: Model hardware in MLIR

A set of dialects and infrastructure to model hardware designs!







```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
}
```

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in, %clk : i8
}
```

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in, %clk : i8
    output
}
```

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in, %clk : i8
    output input clock
}
```

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in, %clk : i8

    %one = hw.constant 1 : i8
    %in = comb.add %reg, %one : i8
}
```

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in, %clk : i8

    %one = hw.constant 1 : i8
    %in = comb.add %reg, %one : i8

hw.output %reg : i8
}
```

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in, %clk : i8

    %one = hw.constant 1 : i8
    %in = comb.add %reg, %one : i8

hw.output %reg : i8
}
```

Does it work? I don't know!

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in %clk : i8

    %one = hw.constant 1 : i8
    %in = comb.add %reg %one : i8

hw.output %reg : i8
}
```

Does it work? I don't know!


```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in %clk : i8

    %one = hw.constant 1 : i8
    %in = comb.add %reg %one : i8

hw.output %reg : i8
}
```

Does it work? I don't know! Let's use Arcilator to test it!

Testing hardware modules with Arcilator



Using Arcilator is a lot of work

Use Arcilator to generate LLVM IR describing the module's simulation

Initialize a C++ build system

Use Arcilator to generate internal simulation state data

Use the secret Python script to generate C++ bindings for your module

Slay the Hydra of Lern using an arrow dipped in its own poison

Write a C++ driver for your simulation

Using Arcilator is a lot of work

Use Architer to generate LLVM IR describing the module's simulation

Initialize a C++ build system

Use Arcilator to generate internal simulation state data

Use the secret Python script to generate C++ bindings for your module

Slay the Hydra of Lern using an arrow dipped in its own poison

Write a C++ driver for your simulation

Using Arcilator is a lot of work

Use Architer to generate LLVM IR describing the module's sin ulation

Initialize a C + bad system

arcilator --run

Use Arcilator o ge simulation state data

Slay the Fydra of Lern using an arrow dipped in its own poison

: Python script to speciate C++ pindings for your module

Write a C++ driver for your simulation

We still need a driver

```
hw.module @counter(in %clk: !seq.clock, out o: i8) {
    %reg = seq.compreg %in, %clk : i8

    %one = hw.constant 1 : i8
    %in = comb.add %reg, %one : i8

hw.output %reg : i8
}
```

We still need a driver



```
hw.module @counter(in %clk: !seq.clock] out o: i8) {
    %reg = seq.compreg %in, %clk : i8

    %one = hw.constant 1 : i8
    %in = comb.add %reg, %one : i8

hw.output %reg : i8
}
```

```
func.func @entry() {
    return
```

```
func.func @entry() {
    %high = seq.constant_clock high
    %low = seq.constant_clock low
    return
```

```
func.func @entry() {
    %high = seq.constant_clock high
    %low = seq.constant_clock low
    arc.sim.instantiate @counter as %model {
    return
```

```
func.func @entry() {
    %high = seq.constant_clock high
    %low = seq.constant_clock low
    arc.sim.instantiate @counter as %model {
         arc.sim.set_input %model, "clk" = %high : !seq.clock
    return
```

```
func.func @entry() {
    %high = seq.constant_clock high
    %low = seq.constant_clock low
    arc.sim.instantiate @counter as %model {
         arc.sim.set_input %model, "clk" = %high : !seq.clock
         arc.sim.step %model
    return
```

```
func.func @entry() {
    %high = seq.constant_clock high
    %low = seq.constant_clock low
    arc.sim.instantiate @counter as %model {
         arc.sim.set_input %model, "clk" = %high : !seq.clock
         arc.sim.step %model
         arc.sim.set_input %model, "clk" = %low : !seq.clock
         arc.sim.step %model
    return
```

```
func.func @entry() {
    %high = seq.constant_clock high
    %low = seq.constant_clock low
    arc.sim.instantiate @counter as %model {
         arc.sim.set_input %model, "clk" = %high : !seq.clock
         arc.sim.step %model
         arc.sim.set_input %model, "clk" = %low : !seq.clock
         arc.sim.step %model
         %out = arc.sim.get_port %model, "o" : i8
         arc.sim.emit "counter value", %out : i8
    return
```


```
$ arcilator --run my_package.mlir
```

stdout:

counter value = 1

CMake etc... Recap so far **DRIVER Simulation LLVM IR Arcilator** HW to LLVM pipeline MODEL Before

Recap so far



CMake etc... ◀ Recap so far Simulation LLVM IR **Arcilator** MODEL LIR Can we do more with this? ution gine DRIVER **Driver lowering** Now! **Simulation result**

Super easy integration tests

```
hw.module @test_module(in %a: ..., out b: ...) {
   // ...
func.func @entry() {
    arc.sim.instantiate @test_module as %model {
    arc.sim.instantiate @test_module as %model {
        // ...
```

Super easy integration tests

```
// RUN: circt-opt %s --my-lowering | arcilator --run | FileCheck %s
hw.module @test_module(in %a: ..., out b: ...) {
   // ...
func.func @entry() {
    // CHECK: test result 1 = 1
    arc.sim.instantiate @test_module as %model {
       // ...
    // CHECK: test result 2 = 10002
    arc.sim.instantiate @test_module as %model {
        // ...
```

arc.sim as a lowering target

Extended sim dialect Standard arc.sim interfaces Custom frontends?

HYPOTHETICAL

arc.sim as a lowering target

```
hw.module @cpu_core(...) {
   // ...
func.func @entry() {
    arc.sim.instantiate @cpu_core as %model {
        %memory = axi.sim.instantiate_memory() : !axi.memory
        %model_with_mem = axi.sim.connect "mem" %model to %memory
```

HYPOTHETICAL

arc.sim as a lowering target

```
hw.module @cpu_core(...) {
   // ...
func.func @entry() {
    arc.sim.instantiate @cpu_core as %model {
        %memory = axi.sim.instantiate_memory() : !axi.memory
        %model_with_mem = axi.sim.connect "mem" %model to %memory
        arc.sim.set_input %model_with_mem, "clk" = %high : !seq.clock
        arc.sim.step %model_with_mem
        arc.sim.set_input %model_with_mem, "clk" = %low : !seq.clock
        arc.sim.step %model_with_mem
```


HYPOTHETICAL

arc.sim as a lowering target

```
hw.module @cpu_core(...) {
   // ...
func.func @entry() {
   arc.sim.instantiate @cpu_core as %model {
        %memory = axi.sim.instantiate_memory() : !axi.memory
        %model_with_mem = axi.sim.connect "mem" %model to %memory
        arc.sim.set_input %model_with_mem, "clk" = %high : !seq.clock
    → arc.sim.step %model_with_mem
        arc.sim.set_input %model_with_mem, "clk" = %low : !seq.clock
    → arc.sim.step %model_with_mem
```

And now for...

A completely over-the-top demo!



Thank you!