## MIR Support in Ilvm-reduce

**Matt Arsenault** 



#### **Motivation**

- Deluge of assertions and verifier errors in register allocation
- Very sensitive to any minor code changes
- IR reduction alone is inadequate
  - Often cannot get below thousands of IR instructions
- These kinds of failures bit rot incredibly quickly
  - Important to get a minimal MIR reproducer quickly
- Fractal explosion of other failures found during reduction process

## Usage

```
$ llvm-reduce -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 --test=./run_llc.sh
failure.mir
```

```
#!/bin/bash
```

! llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -start-before=simple-registercoalescing -stop-after=greedy,1 -verify-machineinstrs \$@

```
#!/bin/bash
```

llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -start-before=machine-scheduler stop-after=greedy,1 -verify-regalloc \$@ 2>&1 | grep -m1 "Cannot decrease
cascade number, illegal eviction"



## **Reduction Implementation**

```
static void extractInstrFromModule(Oracle &O, ReducerWorkItem &WorkItem) {
   for (const Function &F : WorkItem.getModule()) {
      if (MachineFunction *MF = WorkItem.MMI->getMachineFunction(F))
            extractInstrFromFunction(O, *MF);
   }
}
```

## MIR vs. IR

- More difficult to produce plausibly valid MIR
- Really 3 IRs in one
  - Generic MIR
  - Selected SSA
  - Post-SSA

#### MIR vs. IR

- Virtual registers are not a direct replacement for Values
  - Cannot simply replace deleted values with undef/poison
  - Need to find a valid place to place IMPLICIT\_DEF
- Need to consider register liveness
- Different control flow graph (CFG) representation
  - IR BasicBlocks implicitly track CFG through block references in terminator instructions
  - MachineBasicBlocks directly track successors and predecessors
  - Fall-through blocks
  - Terminators may not be analyzable
  - No undef blocks
    - Use dummy empty block inserted at the end of the function
- Additional properties not represented in the IR

#### **Reduction Passes**

Instructions

Reduce Uses / Defs

Instructions can have multiple results

Insert replacement IMPLICIT\_DEFs

Delete implicit operands post SSA

Reduce IR References - Eliminate IR references

MachineMemOperands

FrameIndexes derived from alloca

IR BasicBlock names

Register hints

Register masks

Instruction flags

```
name: func
tracksRegLiveness: true
fixedStack:
  - { id: 0, offset: 16, size: 8, alignment: 8 }
  - { id: 0, size: 32, alignment: 8, name: alloca }
  - { id: 0, class: vreg_64, preferred-register: '$vgpr0_vgpr1' }
  - { id: 1, class: , preferred-register: '' }
  - { id: 2, class: vreg_64, preferred-register: '%1' }
body:
  bb.0.entry:
 livens: $vgpr0_vgpr1
    S WAITCNT 0
    %0:vreg_64(p1) = COPY $vgpr0_vgpr1
    %1:_(<2 x s32>) = G_LOAD %0 :: (load (<2 x s32>) from %ir.argptr0, align 32, addrspace 1)
    %2:vreg 64(<2 \times s32>) = COPY %1
  bb.1.block.name.0:
    %3:_(<2 x s32>) = G_LOAD %0 :: (load (<2 x s32>) from %ir.argptr1, addrspace 3)
    %4: (<2 x s32>) = G LOAD %0 :: (load (<2 x s32>) from %ir.argptr1 + 8, addrspace 3)
    %5: (<2 x s32>) = G LOAD %0 :: (load (<2 x s32>) from %ir.argptr1 + 12, addrspace 3)
    \%6:_(\langle 2 \times s32 \rangle) = G_ADD \%2, \%3
    \%7: (<2 \times s32>) = nuw nsw G ADD \%6, \%4
    %8:_(s32), %9:_(s1) = G_UADDO %6, %7
    %10:_(p5) = G_IMPLICIT_DEF
    %11:_(p5) = G_FRAME_INDEX %stack.0
    G STORE %7, %10 :: (store (<2 x s32>) into %fixed-stack.0, addrspace 5)
    G STORE %7, %11 :: (store (<2 x s32>) into %stack.0.alloca, addrspace 5)
    $sgpr30 sgpr31 = SI CALL %13:sreg 64 xexec, 0, CustomRegMask($vgpr8 vgpr9,
$vgpr9_vgpr10_vgpr11,$vcc_lo,$agpr8,$sgpr99,$vgpr23,$vgpr48_vgpr49_vgpr50,$vgpr49_vgpr50_vgpr51,
$vgpr52_vgpr53_vgpr54,$vcc_hi,$sgpr0_sgpr1_sgpr2_sgpr3,$sgpr4_sgpr5_sgpr6_sgpr7), implicit %9
  bb.3.exit:
    %12:_(p5) = G_IMPLICIT_DEF
    %13: (s32) = G IMPLICIT DEF
    G_STORE %13, %12 :: (store (s32) into %ir.keep.store, addrspace 5)
    S ENDPGM 0, implicit %7
```

## Target Support

- MachineFunctionInfo::clone
  - Most implementations trivial
- Register and frame index values remain unchanged
- Needs to remap any pointer values
  - MachineBasicBlocks

```
MachineFunctionInfo *
SIMachineFunctionInfo::clone(
    BumpPtrAllocator &Allocator,
    MachineFunction &DestMF,
    const DenseMap<MachineBasicBlock *,
MachineBasicBlock *> &Src2DstMBB) const {
    return
DestMF.cloneInfo<SIMachineFunctionInfo>(*this);
}
```

#### **Machine Verifier Issues**

- Verifier optionally checks LiveIntervals
  - Uses separate, buggier liveness checks without it
  - Fails to catch missing defs in the entry block
  - Fails to catch subregister issues
  - <a href="https://reviews.llvm.org/D127104">https://reviews.llvm.org/D127104</a> MachineVerifier: Add test which the verifier incorrectly accepted before
  - Different failures with and without LiveIntervals
- Ambiguously valid MIR cases which only trigger a verifier error if subregister liveness is enabled
- Chicken and egg failures with LiveIntervals
  - LiveIntervals construction not expecting to handle invalid IR
  - Doesn't handle unreachable blocks

## Remaining Infrastructure Issues

- Targets not fully serializing MachineFunctionInfo
- Some generic fields still not serialized
- LiveIntervals calculation modifies the MIR
  - Sometimes splits new virtual registers
  - Introduces new dead flags
- MachineModuleInfo still has some stateful clutter, but mostly harmless
- -start-before/-stop-after work poorly with failures involving multiple functions

## **Experiences**

- Block reduction pass not yet upstream
  - Highest value reduction
- Managed to make forward progress with difficulty
  - Still much better than manual reduction
  - Manual adjustments to blocks
- Had to run individual reductions to avoid some of the failures
  - Deleting def reduction too slow without liveness consideration
- Behaves like a MIR fuzzer
  - Unsurprisingly, many bugs with undef register handling

#### **Future Needs**

- Get work item verification to use LiveIntervals
- Rewrite block reduction to use LiveIntervals to find live registers and get upstream
- CFG simplification pass not the same as block reduction
  - Fallthrough blocks and trivial successors may matter
- No attempt to handle reducing physical register uses/defs

## **Outstanding Reviews**

- https://reviews.llvm.org/D127107
   llvm-reduce: Add reduction pass for MachineBasicBlocks
- https://reviews.llvm.org/D127108
   llvm-reduce: Handle reducing blocks using G\_BR/G\_BRCOND
- https://reviews.llvm.org/D127103
   CodeGen: Split out MachineVerifier's liveness tracking

## **Acknowledgements**

Thanks to Markus Lavin for adding the initial MIR support

## **Copyright and disclaimer**

		<b>7</b> -	
□ ©2022 Advance	ed Micro Devices, Inc. All rights reserved.		
	Arrow logo, and combinations thereof are trooses only and may be trademarks of the		Other product names used in this publication are for
information conta changes, compo flashes, firmware assumes no obli	tained herein is subject to change and may onent and motherboard version changes, r e upgrades, or the like. Any computer syst igation to update or otherwise correct or re	y be rendered inaccurate releases, for many new model and/or product differences betwe tem has risks of security vulnerabilities that o	cal inaccuracies, omissions, and typographical errors. The reasons, including but not limited to product and roadma en differing manufacturers, software changes, BIOS cannot be completely prevented or mitigated. AMD es the right to revise this information and to make changes or changes.

□ THIS INFORMATION IS PROVIDED 'AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION

#