

Teaching MLIR Concepts to Undergraduate Students

Sasha Lopoukhine, Mathieu Fehr, Tobias Grosser - University of Cambridge, University of Edinburgh

Based on Real-World Tools







Core Compilation Concepts

Parsing Type Checking Lowering


More Core Compilation Concepts

Parsing & Error Reporting


Type Checking & Analysis

Lowering & Optimisation


Difficulty of Concepts




Difficulty of MLIR Infrastructure



MLIR Has a Steep Learning Curve



Skipping Directly to Compilation Concepts?



https://xdsl.dev/

xDSL: MLIR-Style Compiler Development



MLIR Concepts

MLIR IR

Python + types

Designed for exploration

Small footprint

Based on Real-World Tools







ChocoPy: A Typed Subset of Python

RISC-V: Open-Source ISA


```
memcpy_general:
   add
      a5,a1,a2
   beq a1,a5,.L2
   add a2,a0,a2
          a5,a0
   mν
.L3:
   addi
          a1,a1,1
   addi
          a5, a5, 1
   lbu a4,-1(a1)
   sb a4,-1(a5)
   bne a5,a2,.L3
.L2:
   ret
```


```
# Simple instructions
# Growing in popularity
# Emulate code with riscemu
```


Parsing




















Task 1.1: Parsing ChocoPy






✓ Operations + Regions

Task 1.1: Parsing ChocoPy into MLIR IR

```
c = a + b
```



```
choco_ast.assign {
  choco_ast.id_expr "c"
} {
  choco_ast.binary_expr "+" {
    choco_ast.id_expr "a"
  } {
    choco_ast.id_expr "b"
  }
}
```

No SSA values!

Testing with FileCheck

```
// RUN: choco-opt %s | filecheck %s
c = a + b
// CHECK: choco ast.assign {
// CHECK-NEXT: choco ast.id expr "c"
// CHECK-NEXT: } {
// CHECK-NEXT: choco ast.binary expr "+" {
                  choco ast.id expr "a"
// CHECK-NEXT:
// CHECK-NEXT:
  CHECK-NEXT:
                   choco ast.id expr "b"
// CHECK-NEXT:
// CHECK-NEXT: }
```

- / AST
- ✓ Operations + Regions
- ✓ Filecheck

Specification

- ✓ AST
- Operations + Regions
- √ Filecheck
- ✓ Parsing Theory
- ✓ Dialect Definitions

LL(2) grammar

bin_expr := cexpr bin_op cexpr

choco_ast dialect

```
class BinaryExpr(IRDLOperation):
    name = "choco_ast.binary_expr"

    op: StringAttr = prop_def(StringAttr)
    lhs: Region = region_def("single_block")
    rhs: Region = region_def("single_block")
```

Writing a Recursive Descent Parser

- ✓ AST
- ✓ Operations + Regions
- ✓ Filecheck
- ✓ Parsing Theory
- ✓ Dialect Definitions

```
def parse_bin_expr(self) -> Operation:
    expr1 = self.parse_simple_expr()
    while self.check(PLUS):
        self.match(PLUS)
        expr2 = self.parse_simple_expr()
        expr1 = choco_ast.BinaryExpr("+", expr1, expr2)
    return expr1
```

Writing a Recursive Descent Parser

- ✓ AST
- ✓ Operations + Regions
- ✓ Filecheck
- ✓ Parsing Theory
- ✓ Dialect Definitions
- ✓ Building MLIR IR


```
def parse_bin_expr(self) -> Operation:
    expr1 = self.parse_simple_expr()
    while self.check(PLUS):
        self.match(PLUS)
        expr2 = self.parse_simple_expr()
        expr1 = choco_ast.BinaryExpr("+", expr1, expr2)
    return expr1
```

Task 1.2: Error Reporting

- ✓ AST
- ✓ Operations + Regions
- ✓ Filecheck
- ✓ Parsing Theory
- ✓ Dialect Definitions
- ✓ Building MLIR IR
- ✓ Compiler frontend

```
for i [1,2]
    pass

# CHECK-NEXT: SyntaxError (line 1, column 9): token of kind TokenKind.IN not found.
# CHECK-NEXT: >>> for i [1,2]
# CHECK-NEXT: >>>-----^
```



Task 2.1: Type Checking

```
O, R ⊢ e : int
----- [NEGATE]
O, R ⊢ -e : int
```

- Type theory
- ✓ MLIR Attributes

```
Task 2.1: Type Checking
```

```
O, R ⊢ e : int
----- [NEGATE]
O, R ⊢ -e : int
```

```
x: int = 0
-x

// CHECK: choco_ast.unary_expr {type = !choco_ast.int} "-" {
   // CHECK-NEXT: choco_ast.id_expr {type = !choco_ast.int} "x"
   // CHECK-NEXT: }
```

- ✓ Type theory
- ✓ MLIR Attributes
- ✓ Dead code analysis

Unreachable statement

```
def foo():
    return
    print("DEAD")
    return
```

- ✓ Type theory
- ✓ MLIR Attributes
- ✓ Dead code analysis

Unreachable statement

```
def foo():
    return
    print("DEAD")
    return
```

Unused variable

```
x: int = 0
```

- ✓ Type theory
- ✓ MLIR Attributes
- ✓ Dead code analysis

Unreachable statement

```
def foo():
    return
    print("DEAD")
    return
```

Unreachable expression

```
def foo():
    print("foo")

None if True else foo()
```

Unused variable

```
x: int = 0
```

- Type theory
- ✓ MLIR Attributes
- ✓ Dead code analysis

Unreachable statement

```
def foo():
    return
    print("DEAD")
    return
```

Unreachable expression

```
def foo():
    print("foo")

None if True else foo()
```

Unused variable

$$x: int = 0$$

Unused store

- ✓ Type theory
- ✓ MLIR Attributes
- ✓ Dead code analysis
- Constant analysis

Unreachable statement

```
def foo():
    return
    print("DEAD")
    return
```

Unreachable expression*


```
def foo():
    print("foo")

x = True
None if x else foo()
```

Unused variable

$$x: int = 0$$

Unused store



Task 3.1: Lowering with SSA

```
x: bool = True
if x:
  print(0)
else:
  print(1)
```

Task 3.1: Lowering with SSA

```
choco ssa.func def @ main() {
 %0 = choco_ssa.literal True
 %1 = choco ssa.alloc bool
  choco ssa.store(%1, %0) : bool
  choco ssa.if (%2) {
   %3 = choco_ssa.literal 0 : int
    choco ssa.call expr @print(%3)
  } else {
   %4 = choco ssa.literal 1 : int
    choco ssa.call expr @print(%4)
  return
```

```
riscv ssa.func @ main() {
 %0 = riscv ssa.li 1
 %1 = riscv ssa.alloc
  riscv ssa.sw(%0, %1)
 %3 = riscv ssa.li 0
  riscv ssa.beg(%2, %3) "if else 1"
  riscv ssa.label "if then 1"
 %4 = riscv ssa.li 0
  riscv ssa.call @ print int(%4)
  riscv ssa.j "if after 1"
  riscv ssa.label "if else 1"
  %5 = riscv ssa.li 1
  riscv ssa.call @ print int(%5)
  riscv ssa.label "if after 1"
  riscv ssa.ret
```

- ' SSA
- Peephole Rewrites
- ✓ Alloca, Store, Load

Task 3.1: Variable Initialisation

```
choco ssa.func def @ main() {
 %0 = choco_ssa.literal True
 %1 = choco ssa.alloc bool
  choco ssa.store(%1, %0) : bool
  choco ssa.if (%2) {
   %3 = choco_ssa.literal 0 : int
    choco ssa.call expr @print(%3)
  } else {
   %4 = choco ssa.literal 1 : int
    choco ssa.call expr @print(%4)
  return
```

```
riscv ssa.func @ main() {
 %0 = riscv ssa.li 1
 %1 = riscv ssa.alloc
  riscv ssa.sw(%0, %1)
  %3 = riscv ssa.li 0
  riscv ssa.beg(%2, %3) "if else 1"
  riscv ssa.label "if then 1"
 %4 = riscv ssa.li 0
  riscv ssa.call @ print int(%4)
  riscv ssa.j "if after 1"
  riscv ssa.label "if else 1"
  %5 = riscv ssa.li 1
  riscv ssa.call @ print int(%5)
  riscv ssa.label "if after 1"
  riscv ssa.ret
```

✓ SSA

- ✓ Peephole Rewrites
- ✓ Alloca, Store, Load
- ✓ Compilation of SCF

Task 3.1: Control Flow

```
choco ssa.func def @ main() {
 %0 = choco ssa.literal True
 %1 = choco ssa.alloc bool
  choco ssa.store(%1, %0) : bool
  choco ssa.if (%2) {
   %3 = choco ssa.literal 0 : int
    choco ssa.call expr @print(%3)
  } else {
   %4 = choco ssa.literal 1 : int
    choco ssa.call expr @print(%4)
  return
```

```
riscv ssa.func @ main() {
 %0 = riscv ssa.li 1
 %1 = riscv ssa.alloc
  riscv ssa.sw(%0, %1)
 %3 = riscv ssa.li 0
  riscv ssa.beg(%2, %3) "if else 1"
  riscv ssa.label "if then 1"
 %4 = riscv ssa.li 0
  riscv ssa.call @ print int(%4)
  riscv ssa.j "if after 1"
  riscv ssa.label "if else 1"
  %5 = riscv ssa.li 1
  riscv ssa.call @ print int(%5)
  riscv ssa.label "if after 1"
  riscv ssa.ret
```

Task 3.1: Simplified Function Calling

```
✓ SSA✓ Peephole Rewrites
```

✓ Alloca, Store, Load

✓ Compilation of SCF

```
choco ssa.func def @ main() {
 %0 = choco ssa.literal True
 %1 = choco ssa.alloc bool
  choco ssa.store(%1, %0) : bool
  choco ssa.if (%2) {
   %3 = choco_ssa.literal 0 : int
    choco ssa.call expr @print(%3)
  } else {
    %4 = choco ssa.literal 1 : int
    choco ssa.call expr @print(%4)
  return
```

```
riscv ssa.func @ main() {
  %0 = riscv ssa.li 1
  %1 = riscv ssa.alloc
  riscv ssa.sw(%0, %1)
  %3 = riscv ssa.li 0
  riscv ssa.beq(%2, %3) "if_else_1"
  riscv ssa.label "if then 1"
  %4 = riscv ssa.li 0
  riscv ssa.call @ print int(%4)
  riscv ssa.j "if after 1"
  riscv ssa.label "if else 1"
  %5 = riscv ssa.li 1
  riscv ssa.call @ print int(%5)
  riscv ssa.label "if after 1"
  riscv ssa.ret
```

```
x: bool = True
if x:
  print(0)
else:
  print(1)
```

- / SSA
- ✓ Peephole Rewrites
- ✓ Alloca, Store, Load
- ✓ Compilation of SCF

```
x: bool = True
if x:
  print(0)
else:
  print(1)
```

```
if then_1:
                                                    if_after_1:
addi sp, sp, -4
sw ra, 0(sp)
                             li t0, 0
                                                               # Footer Ops
addi sp, sp, -24
addi sp, sp, -4
                              sw t0, 16(sp)
                                                     main return:
mv tp, sp
                                                             addi sp, sp, 24
                               # riscv ssa.call
                                                             addi sp, sp, 4
                              lw a0, 16(sp)
li t0, 1
                                                             lw ra, 0(sp)
                              jal ra, print int
sw t0, 0(sp)
                                                             addi sp, sp, 4
addi t0, sp, 24
                             j if after 1
sw t0, 4(sp)
                                                               # Exit program
                                                             li a0, 0
lw t1, 0(sp)
                    if else 1:
                                                             li a7, 93
lw t2, 4(sp)
                                                             ecall
                             li t0, 1
sw t1, 0(t2)
                              sw t0, 20(sp)
lw t1, 4(sp)
                               # riscv ssa.call
lw t0, 0(t1)
                              lw a0, 20(sp)
sw t0, 8(sp)
                             jal ra, print int
li t0, 0
sw t0, 12(sp)
lw t1, 8(sp)
lw t2, 12(sp)
beq t1, t2, if else 1
```

- ✓ Peephole Rewrites
- ✓ Alloca, Store, Load
- ✓ Compilation of SCF

```
x: bool = True
if x:
  print(0)
else:
  print(1)
```

```
if then_1:
                                                    if_after_1:
addi sp, sp, -4
sw ra, 0(sp)
                             li t0, 0
                                                               # Footer Ops
addi sp, sp, -24
addi sp, sp, -4
                              sw t0, 16(sp)
                                                     main return:
mv tp, sp
                                                             addi sp, sp, 24
                               # riscv ssa.call
                                                             addi sp, sp, 4
                              lw a0, 16(sp)
li t0, 1
                                                             lw ra, 0(sp)
                              jal ra, print int
sw t0, 0(sp)
                                                             addi sp, sp, 4
addi t0, sp, 24
                             j if after 1
sw t0, 4(sp)
                                                               # Exit program
                                                             li a0, 0
lw t1, 0(sp)
                    if else 1:
                                                             li a7, 93
lw t2, 4(sp)
                                                             ecall
sw t1, 0(t2)
                             li t0, 1
                              sw t0, 20(sp)
lw t1, 4(sp)
                               # riscv ssa.call
lw t0, 0(t1)
                              lw a0, 20(sp)
sw t0, 8(sp)
                             jal ra, print int
li t0, 0
sw t0, 12(sp)
lw t1, 8(sp)
lw t2, 12(sp)
beq t1, t2, if else 1
```

- ✓ Peephole Rewrites
- / Alloca, Store, Load
- ✓ Compilation of SCF
- ✓ Constant Folding

```
x: bool = True
if x:
  print(0)
else:
  print(1)
```

```
if then_1:
                                                   if_after_1:
addi sp, sp, -4
sw ra, 0(sp)
                             li t0, 0
                                                              # Footer Ops
addi sp, sp, -24
addi sp, sp, -4
                             sw t0, 16(sp)
                                                     main return:
mv tp, sp
                                                             addi sp, sp, 24
                               # riscv ssa.call
                                                             addi sp, sp, 4
                             lw a0, 16(sp)
li t0, 1
                                                             lw ra, 0(sp)
                             jal ra, print int
sw t0, 0(sp)
                                                             addi sp, sp, 4
addi t0, sp, 24
                             j if after 1
sw t0, 4(sp)
                                                              # Exit program
                                                             li a0, 0
lw t1, 0(sp)
                   if else 1:
                                                             li a7, 93
lw t2, 4(sp)
                                                             ecall
                             li t0, 1
sw t1, 0(t2)
                             sw t0, 20(sp)
lw t1, 4(sp)
                               # riscv ssa.call
lw t0, 0(t1)
                             lw a0, 20(sp)
sw t0, 8(sp)
                             jal ra, print int
li t0, 0
sw t0, 12(sp)
lw t1, 8(sp)
lw t2, 12(sp)
beq t1, t2, if else 1
```


- ' SSA
- ✓ Peephole Rewrites
- ✓ Alloca, Store, Load
- ✓ Compilation of SCF
- ✓ Constant Folding
- ✓ Mem2Reg

```
x: bool = True
if x:
  print(0)
else:
  print(1)
```

```
if then 1:
                                                    if_after_1:
addi sp, sp, -4
sw ra, 0(sp)
                             li t0, 0
                                                               # Footer Ops
addi sp, sp, -24
addi sp, sp, -4
                              sw t0, 16(sp)
                                                     main return:
mv tp, sp
                                                             addi sp, sp, 24
                               # riscv ssa.call
                                                             addi sp, sp, 4
                              lw a0, 16(sp)
li t0, 1
                                                             lw ra, 0(sp)
                              jal ra, print int
sw t0, 0(sp)
                                                             addi sp, sp, 4
addi t0, sp, 24
                             j if after 1
sw t0, 4(sp)
                                                               # Exit program
                                                             li a0, 0
lw t1, 0(sp)
                    if else 1:
                                                             li a7, 93
lw t2, 4(sp)
                                                             ecall
sw t1, 0(t2)
                             li t0, 1
                              sw t0, 20(sp)
lw t1, 4(sp)
                               # riscv ssa.call
lw t0, 0(t1)
                              lw a0, 20(sp)
sw t0, 8(sp)
                             jal ra, print int
li t0, 0
sw t0, 12(sp)
lw t1, 8(sp)
lw t2, 12(sp)
beq t1, t2, if else 1
```

- ′ SSA
- Peephole Rewrites
- ✓ Alloca, Store, Load
- ✓ Compilation of SCF
- ✓ Constant Folding
- ✓ Mem2Reg
- Register allocation
- ✓ Instcombine opts

The Student's Journey



Onboarding to Open Source Compiler Development

arith, scf, func



x86





linalg

Use in Research

linalg microkernels






OSS contributions














https://xdsl.dev/

