


Faster Compilation with GloballSel: Skipping LLVM-IR

Tobias Stadler to stadler@tum de

(with contributions from Alexis Engelke)

Chair of Data Science and Engineering Department of Computer Science Technical University of Munich

EuroLLVM '24, Vienna, AT, 2024-04-10






► Long-term goal: SelectionDAG, FastISel, GlobalISel




- ► Long-term goal: SelectionDAG, FastISel, GlobalISel
- Workload: JIT-compiling database queries, AArch64






- ► Long-term goal: SelectionDAG, FastISel, GlobalISel
- ► Workload: JIT-compiling database queries, AArch64






- ► Long-term goal: SelectionDAG, FastISel, GlobalISel
- ► Workload: JIT-compiling database queries, AArch64






- ► Long-term goal: SelectionDAG, FastISel, GlobalISel
- Workload: JIT-compiling database queries, AArch64





- ► Long-term goal: SelectionDAG, FastISel, GlobalISel
- Workload: JIT-compiling database queries, AArch64



- ► Skip LLVM-IR, build generic MachinelR directly?
- Are all passes necessary?

Building MachinelR from the outside



- MachinelR is stored in the CodeGen pipeline!
 - owned by ImmutablePass MachineModuleInfoWrapperPass
 - MachineModuleInfo maps Function to MachineFunction

```
auto* MMIWP = new MachineModuleInfoWrapperPass(static_cast<LLVMTargetMachine*>(TM));
Function *F = Function::Create(...);
// Add placeholder IR block (otherwise F is a declaration)
BasicBlock *BB = BasicBlock::Create(...):
IRBuilder IB(BB): IB.CreateUnreachable():
MachineModuleInfo &MMI = MMIWP->getMMI();
MachineFunction &MF = MMI.getOrCreateMachineFunction(*F):
// ... build MachineIR
// Debugging: MF.verifv(): MF.dump():
legacy::PassManager PM;
TM->addPassesToEmitFile(PM, ..., MMIWP); // JIT: addPassesToEmitMC (needs patch)
```

Generic MachinelR Basics



```
%3:_(s32) = G_ADD %1:_, %2:_
```

- ► Generic target opcodes: TargetOpcode::G_*
- ► LowLevelType (LLT): scalar, pointer, vector

```
LLT 1lt = LLT::scalar(32);
Register reg = MRI.createGenericVirtualRegister(1lt);
```

Generic MachinelR Basics



```
%3:_(s32) = G_ADD %1:_, %2:_
```

- Generic target opcodes: TargetOpcode::G_*
- ► LowLevelType (LLT): scalar, pointer, vector

```
LLT 1lt = LLT::scalar(32);
Register reg = MRI.createGenericVirtualRegister(1lt);
```

- MachinelRBuilder: helper to build generic Machinelnstrs at insertion point
 - DstOp: Register, LLT, TargetRegisterClass

MachineBasicBlock *MBB = MF.CreateMachineBasicBlock():

SrcOp: Register, MachineInstrBuilder, immediate, . . .

```
MF.push_back(MBB);
MachineIRBuilder MIRBuilder(*MBB,MBB->end());
MachineInstrBuilder dst = MIRBuilder.buildInstr(TargetOpcode::G_ADD, {llt}, {arg1, arg2});
MIRBuilder.buildAdd(llt, reg, dst);
```

Constants and Globals



- lacktriangle Generic instructions are defined on virtual Registers ightarrow no immediate operands
- Constants must be explicitly materialized into virtual Registers
- ► G_CONSTANT: ConstantInt, G_FCONSTANT: ConstantFP
- ► G_GLOBAL_VALUE: pointer to LLVM-IR global

Control Flow



- ► G_BR: unconditional branch
- ► G_BRCOND: conditional branch, fall-through on false
- Legal only at end of basic block (either one G_BRCOND, one G_BR or both)
- Block successor/predecessor lists need to be manually updated
- addSuccessor calls addPredecessor

```
MBB.addSuccessor(otherMBB, BranchProbability::getOne());
// or:
MBB.addSuccessorWithoutProb(OtherMBB);
```

Stack Frame



- ► No alloca abstraction!
- ► MachineFrameInfo: tracks abstract stack frame until prolog/epilog insertion

MachineFrameInfo &MFI = MF.getFrameInfo();

Stack Frame



- No alloca abstraction!
- MachineFrameInfo: tracks abstract stack frame until prolog/epilog insertion

```
MachineFrameInfo &MFI = MF.getFrameInfo();
```

- Create static stack objects directly in MachineFrameInfo
- Materialize stack address using G_FRAME_INDEX

```
int frameIndex = MFI.CreateStackObject(size, align, false);
MIRBuilder.buildFrameIndex(dst, frameIndex);
```

Stack Frame



- No alloca abstraction!
- MachineFrameInfo: tracks abstract stack frame until prolog/epilog insertion

```
MachineFrameInfo &MFI = MF.getFrameInfo();
```

- Create static stack objects directly in MachineFrameInfo
- Materialize stack address using G_FRAME_INDEX

```
int frameIndex = MFI.CreateStackObject(size, align, false);
MIRBuilder.buildFrameIndex(dst, frameIndex);
```

Dynamic allocation using G_DYN_STACKALLOC

```
MIRBuilder.buildDynStackAlloc(dst, size, align);
MFI.CreateVariableSizedObject(align, nullptr /* alloca instr */);
```

Memory



- ► G_LOAD, G_STORE, G_ATOMICRMW_ADD, ...
- MachineMemOperand: describes memory access

```
auto* MMO = MF.getMachineMemOperand(
 MachinePointerInfo(addressSpace),
 // or: e.g MachinePointerInfo::getFixedStack(MF, frameIndex)
 MachineMemOperand::MOLoad | MachineMemOperand::MOStore,
 LLT::scalar(64).
 Align(8),
// optional:
 AAMDNodes(), // Aliasing metadata
 nullptr, // Range metadata
// Atomic
 SyncScope::System,
 AtomicOrdering::SequentiallyConsistent,
 // Atomic failure ordering (e.g G_ATOMIC_CMPXCHG_WITH_SUCCESS)
 AtomicOrdering::SequentiallyConsistent
);
```

Calls



- CallLowering
 - implemented by Target
 - lowers calling convention using physical register copies and target instructions

```
int64 t some lib call(int64 t a. int64 t b)
Type* ty = Type::getInt64Tv(...):
CallLowering::CallLoweringInfo CLI;
CLI.Callee = MachineOperand::CreateES("some_lib_call"); // -> external symbol
 // CreateReg(...) -> indirect call
 // CreateGA(...) -> llvm::Function
CLI.OrigArgs.emplace_back(regForA, tv, 0):
CLI.OrigArgs.emplace_back(regForB, ty, 1);
CLI.OrigRet = {regForRetVal, tv, 0}:
CallLowering& CL = *MF.getSubtarget().getCallLowering();
bool Success = CL.lowerCall(MIRBuilder, CLI):
```

Function Arguments and Returns



```
FunctionLoweringInfo FuncInfo;
FuncInfo.MF = &MF;
// return using registers or need sret demotion?
FuncInfo.CanLowerReturn = CL.checkReturnTypeForCallConv(MF);
```

Function Arguments and Returns



```
bool Success = CL.lowerFormalArguments(MIRBuilder, *F, {reg0, ...}, FuncInfo);
```

Function Arguments and Returns



```
FunctionLoweringInfo FuncInfo;
FuncInfo.MF = &MF;
// return using registers or need sret demotion?
FuncInfo.CanLowerReturn = CL.checkReturnTypeForCallConv(MF):
 Formal arguments
bool Success = CL.lowerFormalArguments(MIRBuilder, *F, {reg0, ...}, FuncInfo);
 Return
// void
bool Success = CL.lowerReturn(MIRBuilder, nullptr, {}, FuncInfo, 0);
// Value
Value* pseudoVal = llvm::UndefValue::get(F->getReturnType()); // care only about Type
bool Success = CL.lowerReturn(MIRBuilder, pseudoVal, reg, FuncInfo, 0);
```

Misc. Lowerings



- ▶ No switches → lower to branches manually
- No getelementptr → G_PTR_ADD
- Intrinsics
 - ► G_INTRINSIC, G_INTRINSIC_W_SIDE_EFFECTS, ...
 - ► MachineIRBuilder::buildIntrinsic() picks correct intrinsic opcode
 - some intrinsics translate to own generic opcode
 - ightharpoonup memcpy ightarrow G_MEMCPY
 - lacktriangle uadd_with_overflow ightarrow G_UADDO
 - **.** . . .


Skipping GloballSel passes



- Combiner
 - MIR-to-MIR rewriting
 - iterate MIR and greedily match instructions until convergence
- AArch64(O0)PreLegalizerCombiner
- Localizer
 - moving/duplicating constants close to their uses
 - lacktriangle shorter live ranges o work around register allocation limitations
- AArch64PostLegalizerLowering
 - ► Combiner for lowering certain instructions (mostly G_SHUFFLE_VECTOR)
- Pipeline customization via:
 - command-line-flags: -start-before=legalizer
 - patching AArch64TargetMachine

Run-time¹






- ▶ Minimal run-time regression from skipping non-mandatory passes!
- Generating clean IR matters

¹Umbra DBMS, all TPC-DS queries, sf-1, Apple M1, performance cores only

Compile-time O0

FastISel-00 GISel-O0 gMIR-00



- ▶ gMIR-O0 vs. GISel-O0: -27%
- ▶ gMIR-O0 vs. FastISel-O0: +19%

Gen. IR

InstructionSelect

IRTranslator vs. manual gMIR construction: -15%

0.4

ISel

MachinelR construction is expensive

0.2

IR tuned for low FastISel fallback-rate, but 49% of ISel spent in SelectionDAG


0.6

0.8

□ Other Passes □ Overhead

Compile-time O2





- ► GISel-O2 vs. DagISel-O2: −8%
- ► GloballSel Combiners are expensive
- ▶ gMIR-O2 vs. GISel-O2: -23%

Tradeoffs



- +
- ► Compile-time
- ► Complete control over MachinelR

Tradeoffs



- +
- ► Compile-time
- Complete control over MachinelR

- ► No IR passes
 - no middle-end optimizations
 - $\begin{tabular}{ll} \hline & no \ Mem2Reg \rightarrow construct \ SSA \\ & manually \\ \hline \end{tabular}$
- ► No SelectionDAG fallback
- ► (Needs patched LLVM)

(Possible) Improvements



- ► Early elision of G_AND artifacts in Legalizer
 - ightharpoonup CTMark: -5.6% O0 size..text, -0.9% compile-time
- Visibility: Ilvm-compile-time-tracker GloballSel configuration?
- Combiners
 - eliminate/reduce fixed-point iteration (like InstCombine)
- RegBankSelect
 - disable for O0
 - extend InstructionSelect to handle LLTs

Summary



- ▶ Emitting generic MachinelR directly is possible and can improve compile-time
- CodeGen pipeline has tuning potential, especially with GloballSel
- Difficult to match compile-time performance of low fallback-rate FastISel
- ► Future work
 - experiment with integrating FastISel (or FastISel-like capabilities) into IRTranslator
 - ► "FastISelMachineIRBuilder"? Auto-generation from TableGen patterns?