

# IRFuzzer: Improving IR Fuzzing with more Diversified Input Our experience fuzzing LLVM Backends


Yuyang (Peter) Rong Stephen Neuendorffer Hao Chen AMD, UC Davis AMD UC Davis





### What is fuzzing











# **Overall comparison**

Tool	Generates	Feedback	Complete- ness	Validity	Throughput	Overall Efficiency
Csmith[1]	C code	None	Low	100%	Low	Poor
isel-fuzzer[2]	Scalar IR	CFG edge coverage	Low	100%	High, but hard to parallelize	Poor
AFLplusplus[3]	Byte array	Hashed CFG edge coverage	100%	<0.01%	Highest	Poor
IRFuzzer (This work)	Scalar IR + more IR features	Hashed CFG edge coverage + MatcherTable Monitoring	High	100%	High	Good

<sup>[1]:</sup> https://embed.cs.utah.edu/csmith/[2]: https://www.youtube.com/watch?v=UBbQ\_s6hNgg

<sup>[3]:</sup> https://github.com/AFLplusplus/AFLplusplus

#### **Structured mutator**

- Key idea: by mutating IR in known valid ways we can avoid invalid inputs.
  - Faster to generate valid IR with LLVM API
- FuzzMutate
  - Scalar operations, limited CFG generation.
- Our improvements
  - · More instructions supported
  - Vector operations
  - Function calls
    - · Random function signature
    - Intrinsic call
  - Random CFG
    - · Switch, br, and ret instructions
  - Global variables

#### **Structured mutator**

- Key idea: by mutating IR in known valid ways we can avoid invalid inputs.
  - Faster to generate valid IR with LLVM API
- FuzzMutate
  - Scalar operations, limited CFG generation.
- Our improvements
  - More instructions supported
  - Vector operations
  - Function calls
    - · Random function signature
    - Intrinsic call
  - Random CFG
    - · Switch, br, and ret instructions
  - Global variables

```
@G = global i16 256
                                         BB1:
                                                    ; preds = %SW C, %SW D
@G.1 = global i32 42
                                           %A5 = alloca i32, align 4
define <1 x i16> @f() {
                                           %L C4 = load i32, i32* @G.1, align 4
                                           %A2 = alloca i1*, align 8
BB:
 %RP = alloca < 1 \times i16 > , align 2
                                           %L C = load i16, i16* @G, align 2
  %8 = load < 1 \times i16, <1 x i16>* %RP,
                                           %G = getelementptr i1, i1* %A, i16 %L C
align 2
                                           %B = mul i32 65536, %L C4
 %A = alloca i1, align 1
                                           store i1* %G, i1** %A2, align 8
 %L = load i1, i1* %A, align 1
                                           store i32 %B, i32* %A5, align 4
  switch i1 %L, label %SW_D [
                                           ret <1 x i16> %8
   i1 false, label %SW C
                                                    ; preds = %BB
                                         SW D:
                                           br label %BB1
                                         SW C:
                                                    ; preds = %BB
                                           br label %BB1
```

A piece of code generated by us.

Many places seems uncommon, but they are legal.

#### **Structured mutator**

- Key idea: by mutating IR in known valid ways we can avoid invalid inputs.
  - Faster to generate valid IR with LLVM API
- FuzzMutate
  - Scalar operations, limited CFG generation.
- Our improvements
  - More instructions supported
  - Vector operations
  - Function calls
    - · Random function signature
    - Intrinsic call
  - Random CFG
    - · Switch, br, and ret instructions
  - Global variables

```
@G = global i16 256
                                         BB1:
                                                    ; preds = %SW C, %SW D
@G.1 = global i32 42
                                           %A5 = alloca i32, align 4
define <1 x i16> @f() {
                                           %L C4 = load i32, i32* @G.1, align 4
                                           %A2 = alloca i1*, align 8
BB:
 %RP = alloca < 1 \times i16 > , align 2
                                           %L C = load i16, i16* @G, align 2
  %8 = load < 1 \times i16, <1 \times i16* %RP,
                                           %G = getelementptr i1, i1* %A, i16 %L_C
align 2
                                           %B = mul i32 65536, %L C4
 %A = alloca i1, align 1
                                           store i1* %G, i1** %A2, align 8
 %L = load i1, i1* %A, align 1
                                           store i32 %B, i32* %A5, align 4
  switch i1 %L, label %SW_D [
                                           ret <1 x i16> %8
    i1 false, label %SW C
                                                    ; preds = %BB
                                         SW D:
                                           br label %BB1
                                         SW C:
                                                    ; preds = %BB
                                           br label %BB1
A piece of code generated by us.
```

Many places seems uncommon, but they are

legal.

```
void <Arch>::SelectCode(SDNode *N){
    static const unsigned char MatcherTable[.....] = {
/*42*/ OPC CheckOpcode,
/*43-44*/ TARGET VAL(ISD::Constant)
    // TableGen-ed rules.
    SelectCodeCommon(N, MatcherTable, sizeof(MatcherTable));
void SelectCodeCommon(SDNode *N, char *Table) {
    while (true) {
        auto OpCode = Table[Idx++];
        switch (OpCode){
            case OPC_CheckOpcode: {
                uint16 t Opc = Table[Idx++];
                Opc |= (unsigned short) Table[Idx++] << 8;
                bool Result = (Opc == N->getOpcode());
            case .....
```

```
void <Arch>::SelectCode(SDNode *N){
    static const unsigned char MatcherTable[.....] = {
/*42*/ OPC CheckOpcode,
/*43-44*/ TARGET VAL(ISD::Constant)
    // TableGen-ed rules.
    SelectCodeCommon(N, MatcherTable, sizeof(MatcherTable));
void SelectCodeCommon(SDNode *N, char *Table) {
                                                                 Edge
                                                                              # Executed
    while (true) { ———
        auto OpCode = Table[Idx++];
        switch (OpCode){
                                                                 while(true)
                                                                              10
            case OPC_CheckOpcode: { _____
                                                                 case
                uint16 t Opc = Table[Idx++];
                                                                 OPC CheckOpcode
                Opc |= (unsigned short) Table[Idx++] << 8;
                                                                 case .....
                bool Result = (Opc == N->getOpcode());
            case .....
                                                                 Hashed CFG edge coverage
```

- Edge coverage
  - An input is interesting if a new edge is covered.

```
    Machine instructions don't correlate with control

void <Arch>::SelectCode(SDNode *N){
    static const unsigned char MatcherTable[.....] = {
                                                                  flow.

    Instruction selection is driven by tables (TableGen).

         OPC CheckOpcode,
/*42*/
/*43-44*/ TARGET VAL(ISD::Constant)

    Our solution: Track coverage of values from

                                                                  matcher table.
    // TableGen-ed rules.
                                                                 Edge coverage and table coverage work
    SelectCodeCommon(N, MatcherTable, sizeof(MatcherTable));
                                                                  together.
void SelectCodeCommon(SDNode *N, char *Table) {
                                                                                               Index
                                                                                                           isIndexed?
    while (true) {
        auto OpCode = Table[Idx++]; —
        switch (OpCode){
                                                                                               42
                                                                                                           True
            case OPC CheckOpcode: {
                                                                                               43
                                                                                                           True
                uint16 t Opc = Table[Idx++];
                Opc |= (unsigned short) Table[Idx++] << 8; ————
                                                                                               44
                                                                                                           True
                bool Result = (Opc == N->getOpcode());
            case .....
                                                                                                 Matcher table coverage
```

```
void <Arch>::SelectCode(SDNode *N){
    static const unsigned char MatcherTable[.....] = {
          OPC CheckOpcode,
/*42*/
/*43-44*/ TARGET VAL(ISD::Constant)
    // TableGen-ed rules.
    SelectCodeCommon(N, MatcherTable, sizeof(MatcherTable));
void SelectCodeCommon(SDNode *N, char *Table) {
    while (true) {
        auto OpCode = Table[Idx++];
        switch (OpCode){
            case OPC CheckOpcode: {
                uint16 t Opc = Table[Idx++];
                Opc |= (unsigned short) Table[Idx++] << 8;
                bool Result = (Opc == N->getOpcode());
            case .....
```

- Machine instructions don't correlate with control flow.
  - Instruction selection is driven by tables (TableGen).
- Our solution: Track coverage of values from matcher table.
- Edge coverage and table coverage work together.

Edge	# Executed		
while(true)	10		
case OPC_CheckOpcode	1		
case	0		

Hashed CFG	edge	coverage
------------	------	----------

Index	isIndexed?		
42	True		
43	True		
44	True		


Matcher table coverage

# Findings[4]

- 8 unimplemented features
  - Globallsel still has much work to do, even for mature architectures.
- 4 Infinite recursions result in compiler hangs
  - Fix-point algorithms sometime never converge.
- 15 bugs result in compiler crashes
  - Length 1 vector may cause unexpected problems.
  - Invalid or unexpected value in IR.
  - Assertion that can't be guaranteed.
- 12 bugs fixed



Scan to see all our findings.



#### **Conclusion**

- Fuzzing helps you find unexpected behaviors
- Untested code
  - Issue #57326: A buggy branch is not unit tested for six years.
- Unclear documentation
  - Issue #57452: An index is treated as SExt and translates true into -1.
- Unreliable assumptions
  - Issue #57404: Can't multiply Boolean.
- Unimplemented features
  - Cannot select/legalize MIR in GlobalIsel.
- Specialized fuzzing can discover bugs better than general purpose fuzzing
  - Parsers AFL++
  - Frontend Csmith
  - Middle end IRFuzzer, opt-fuzzer
  - Backend IRFuzzer, isel-fuzzer

# **Contacts – Any questions are welcome**

#### Yuyang (Peter) Rong

AMD, UC Davis

PeterRong96@gmail.com

#### **Stephen Neuendorffer**

AMD

stephenn@amd.com

#### **Hao Chen**

**UC** Davis

chen@ucdavis.edu



Peter's GitHub



# AMDI