

How to add C intrinsic and code-gen it, using the RISC-V vector C intrinsics as an example

eop Chen, Kito Cheng SiFive Compiler Team LLVM Developers' Meeting 2023`

Table of contents



- What are intrinsics
- How are the intrinsics lowered in LLVM
- Case study: The RISC-V vector intrinsics
- Demo: Supporting the vector bfloat16 intrinsics



Motivation - High performance

Users seek for better performance. In benchmarks and high performance libraries, hot kernels are investigated thoroughly and one less (or more) instruction in the loop may impact the performance.

```
# %bb.0:
       vsetvli a3, zero, e32, m1, ta, ma
       slli a3, a3, 2
       bltu a2, a3, .LBB0 2
.LBB0 1:
                                     # =>This Inner Loop Header: Depth=1
       vle32.v v8, (a0)
            a0, a0, a3
       vle32.v v9, (a0)
       vrsub.vi
                     v8, v8, 0
       vse32.v v8, (a1)
       vrsub.vi
                     v8, v9, 0
            al, al, a3
            a0, a0, a3
       vle32.v v9, (a0)
       vse32.v v8, (a1)
            a0, a0, a3
       vle32.v v8, (a0)
       vrsub.vi
                    v9, v9, 0
            al, al, a3
       vse32.v v9, (a1)
       vrsub.vi
                 v8, v8, 0
             al, al, a3
       vse32.v v8, (a1)
             a2, a2, a3
            a0, a0, a3
       add al. al. a3
             a2, a3, .LBB0 1
.LBB0 2:
       ret
```



Approach to improve performance

Upon identifying what causes the performance regression or when a potential performance improvement is observed, we have two possible ways of resolving the problem.

- Source code performance tuning
- 2. Improve the optimization pass in the compiler

"Source code level" is the most straightforward approach in the short term.



Inline assembly

Using inline assembly allows users to control the exact code generated.

However we will be troubled by this approach.

- Users will have to handle register allocation
- Tailored inline code is platform specific



Exposing intrinsic (built-in functions)

Hence, the compiler seeks to expose interfaces for users to assembly level control.


Intrinsics are interfaces to instruction level semantic control.

Compiler define values used by the intrinsics that suits the low level semantic and allows the compiler to handle the tedious tasks.

```
void negate_rvv_intrinsics(
    const ElementT *RESTRICT in, ElementT *RESTRICT out, size_t count) {
    size_t v1 = __riscv_vsetvlmax_e32m1();
    for (; count >= (kUnrol1 * v1); count -= kUnrol1 * v1) {
        for (size_t i = 0; i < kUnrol1; ++i, in += v1, out += v1) {
            vint32m1_t vx = __riscv_vle32_v_i32m1(in, v1);
            __riscv_vse32_v_i32m1(out, __riscv_vneg_v_i32m1(vx, v1), v1);
        }
    }
}</pre>
```




Workflow in LLVM






Workflow in LLVM






Workflow in LLVM






Workflow in LLVM






Workflow in LLVM





Workflow in LLVM





Defining intrinsic types in Clang - The BuiltinType class

```
/// clang/include/clang/AST/Type.h
/// This class is used for builtin types like 'int'. Builtin
/// types are always canonical and have a literal name field.
class BuiltinType : public Type {
public:
 enum Kind {
// OpenCL image types
#define IMAGE TYPE (ImgType, Id, SingletonId, Access, Suffix) Id,
#include "clang/Basic/OpenCLImageTypes.def"
// All other builtin types
#define BUILTIN TYPE (Id, SingletonId) Id,
#define LAST BUILTIN TYPE(Id) LastKind = Id
#include "clang/AST/BuiltinTypes.def"
 };
 /* ... */
```



Defining intrinsic types in Clang - Registering singleton in ASTContext::InitBuiltTypes



Defining intrinsic types in Clang - Implement conversion to LLVM IR in CodeGenTypes::ConvertTypes

```
/// clang/lib/CodeGen/CodeGenTypes.cpp

/// ConvertType - Convert the specified type to its LLVM form.

llvm::Type *CodeGenTypes::ConvertType(QualType T) {
    T = Context.getCanonicalType(T);

    case BuiltinType::Bool:
        // Note that we always return bool as i1 for use as a scalar type.
    ResultType = llvm::Type::getIntlTy(getLLVMContext());
    break;
```



Defining intrinsics in Clang - Declare under Builtins.def

```
/// clang/include/clang/Basic/Builtins.def

// Standard libc/libm functions:
BUILTIN(_builtin_atan2 , "ddd" , "Fne")
BUILTIN(_builtin_atan2f, "ffff" , "Fne")
BUILTIN(_builtin_atan21, "LdLdLd", "Fne")
BUILTIN(_builtin_atan2f128, "LLdLLdLLd", "Fne")
BUILTIN(_builtin_abs , "ii" , "ncF")
```



Defining intrinsics in Clang - Declare under Builtins.def

```
/// clang/include/clang/Basic/Builtins.def
// Standard libc/libm functions:
BUILTIN ( builtin atan2 , "ddd"
                                                                         double builtin atan2(double, double);
                                 "Fne")
BUILTIN( builtin atan2f, "fff",
                                                                         float builtin atan2f(float, float);
                                 "Fne")
                                                                         long double builtin atan21(long double, long double);
BUILTIN( builtin atan21, "LdLdLd", "Fne")
BUILTIN( builtin atan2f128,
                            "LLdLLdLLd",
                                                                         long long double buildf128(long long double, long long double);
BUILTIN( builtin abs , "ii"
                                                                         int _ builtin abs(int);
                               "ncF")
/// clang/include/clang/Basic/Builtins.def
// v -> void
// b -> boolean
// c -> char
// s -> short
// i -> int
// h -> half (__fp16, OpenCL)
// x -> half ( Float16)
// y -> half ( bf16)
// f -> float
// d -> double
// L -> long (e.g. Li for 'long int', Ld for 'long double')
// LL -> long long (e.g. LLi for 'long long int', LLd for float128)
```



Semantic checks - Check function call parameters




Semantic checks - Check type support for variable declaration

```
/// clang/lib/Sema/SemaDecl.cpp

void Sema::CheckVariableDeclarationType(VarDecl *NewVD) {
   QualType T = NewVD->getType();
}
```



Workflow in LLVM





Declaring the intrinsics in LLVM IR

```
/// llvm/include/llvm/IR/Intrinsics.td
// Intrinsic class - This is used to define one LLVM intrinsic. The name of the
// intrinsic definition should start with "int_", then match the LLVM intrinsic
// name with the "llvm." prefix removed, and all "."s turned into "_"s. For
// example, llvm.bswap.i16 -> int_bswap_i16.
class Intrinsic<list<LLVMType> ret types,
               list<LLVMType> param types = [],
                list<IntrinsicProperty> intr properties = [],
                string name = "",
                list<SDNodeProperty> sd properties = [],
               bit disable default attributes = true> : SDPatternOperator {
  string LLVMName = name;
 string TargetPrefix = ""; // Set to a prefix for target-specific intrinsics.
 list<LLVMType> RetTypes = ret types;
 list<LLVMType> ParamTypes = param types;
 list<IntrinsicProperty> IntrProperties = intr properties;
 let Properties = sd properties;
 /* ... */
```




Code gen to LLVM IR under CGBuiltin.cpp

```
/// clang/lib/CodeGen/CGBuiltin.cpp
Value *CodeGenFunction::EmitRISCVBuiltinExpr(unsigned BuiltinID,
                                             const CallExpr *E,
                                             ReturnValueSlot ReturnValue) {
 SmallVector<Value *, 4> Ops;
 llvm::Type *ResultType = ConvertType(E->getType());
                                                                     llvm::Function *CodeGenModule::getIntrinsic(unsigned IID,
 Intrinsic::ID ID:
                                                                                                                 ArrayRef<11vm::Type*> Tys) {
 llvm::SmallVector<llvm::Type *, 2> IntrinsicTypes;
                                                                       return llvm::Intrinsic::getDeclaration(&getModule(), (llvm::Intrinsic::ID)IID,
                                                                                                              Tys);
 /* ... */
 llvm::Function *F = CGM.getIntrinsic(ID, IntrinsicTypes);
 return Builder.CreateCall(F, Ops, "");
```



Workflow in LLVM





Alex Bradbury - "LLVM backend development by example (RISC-V)"

```
def AlO : Instruction |
Describing an
                                  hits-Mr Dest;
                                  bits-00> SoftFail + 8
instruction: ADD
                                  bitskip red;
                                  hilles5x roll
                                  hitterSo rd:
                                  Det Wassespace - "WISCY"
                                  het has blockfinger - 4:
Assembly parsing.
                                  Det movLood - 4:
                                  Set mayStore # 8;
printing
                                  let Size = 4;
                                  Det Inst($1-25) = 058800880; (#funct7#?
                                  Set Inst(24-28) = rs2
                                  Det Inst(T4-T2) = 06880; /#flanct3+/.
                                                                                                Alex Bradbur
                                  Det Institi-Ti = rd:
                                  Let Districted a RESTRETT / Anguades/
                                  day SutSperanditat a Courte CPR (Snd):
                                  deg InOperandList + (ins GPE:Sret, GPE:Sre2);
                                                                                          LLVM backend
                                  let healtring - "shitthey, frot, frat"
                                                                                         development by
                                                                                         example (RISC-V)
                                                                                           LLVM.ORG
```

SelectionDAG and pattern matching starts from 30:14



```
# Example: Load 16-bit values, widen multiply to 32b, shift 32b result
# right by 3, store 32b values.
# On entry:
# a0 holds the total number of elements to process
# a1 holds the address of the source array
# a2 holds the address of the destination array
loop:
   vsetvli a3, a0, e16, m4, ta, ma # vtype = 16-bit integer vectors;
                                    # also update a3 with vl (# of elements this iteration)
   vle16.v v4, (a1)
                           # Get 16b vector
   slli t1, a3, 1
                       # Multiply # elements this iteration by 2 bytes/source element
   add a1, a1, t1
                       # Bump pointer
   vwmul.vx v8, v4, x10 # Widening multiply into 32b in <v8--v15>
   vsetvli x0, x0, e32, m8, ta, ma # Operate on 32b values
   vsrl.vi v8. v8. 3
   vse32.v v8. (a2)
                           # Store vector of 32b elements
   slli t1, a3, 2
                           # Multiply # elements this iteration by 4 bytes/destination element
   add a2, a2, t1
                           # Bump pointer
   sub a0, a0, a3
                           # Decrement count by vl
   bnez a0, loop
                           # Any more?
```



Introduction to the RISC-V "V" (RVV) extension

The RISC-V vector extension allows vector register grouping with the LMUL parameter.

```
# Example: Load 16-bit values, widen multiply to 32b, shift 32b result
                                                                                                                 Vector Register File
# right by 3, store 32b values.
# On entry:
  a0 holds the total number of elements to process
  al holds the address of the source array
  a2 holds the address of the destination array
                                                                                                                     v8
                                                                                                                                          LMUL=4 v8
loop:
                                                                                                                                          register
    vsetvli a3, a0, e16, m4, ta, ma # vtype = 16-bit integer vectors;
                                                                                                                                          group
                                      # also update a3 with vl (# of elements this i
                                                                                           LMUL=8
                                                                                                                     v11
    vle16.v v4, (a1)
                             # Get 16b vector
                                                                                         v8 register
                                                                                                                     v12
                                                                                                                                          LMUL=2
                             # Multiply # elements this iteration by 2 bytes/source
                                                                                             group
    slli t1, a3, 1
                                                                                                                                          v12 register
    add a1, a1, t1
                             # Bump pointer
                                                                                                                     v13
                                                                                                                                          group
                             # Widening multiply into 32b in <v8--v15>
    vwmul.vx v8, v4, x10
                                                                                                                     v14
    vsetvli x0, x0, e32, m8, ta, ma # Operate on 32b values
    vsrl.vi v8. v8. 3
    vse32.v v8. (a2)
                             # Store vector of 32b elements
    slli t1, a3, 2
                             # Multiply # elements this iteration by 4 bytes/destina
    add a2, a2, t1
                             # Bump pointer
                                                                                                                     v31
    sub a0, a0, a3
                             # Decrement count by vl
                                                                                                                 VLEN-bit wide registers-
    bnez a0, loop
                             # Any more?
```



Introduction to the RISC-V "V" (RVV) extension

vadd.vv vd, vs2, vs1

```
SEW ∈ {8, 16, 32, 64}
```

Χ

 $LMUL = \{\%, \%, \%, 1, 2, 4, 8\}$

```
vint16m1_t _riscv_vadd_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t v1);
vint16m2_t _riscv_vadd_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t v1);
vint16m4_t _riscv_vadd_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t v1);
vint16m8_t _riscv_vadd_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t v1);
vint32m1_t _riscv_vadd_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t v1);
vint32m2_t _riscv_vadd_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t v1);
vint32m4_t _riscv_vadd_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t v1);
vint32m8_t _riscv_vadd_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t v1);
```

Types	EMUL=1/8	EMUL=1/4	EMUL=1/ 2	EMUL=1	EMUL=2	EMUL=4	EMUL=8
int8_t	vint8mf8_t	vint8mf4_t	vint8mf2_t	vint8m1_t	vint8m2_t	vint8m4_t	vint8m8_t
int16_t	N/A	vint16mf4_t	vint16mf2_t	vint16m1_t	vint16m2_t	vint16m4_t	vint16m16_t
int32_t	N/A	N/A	vint32mf2_t	vint32m1_t	vint32m2_t	vint32m4_t	vint32m32_t
int64_t	N/A	N/A	N/A	vint64m1_t	vint64m2_t	vint64m4_t	vint64m8_t
uint8_t	vuint8mf8_t	vuint8mf4_t	vuint8mf2_t	vuint8m1_t	vuint8m2_t	vuint8m4_t	vuint8m8_t
uint16_t	N/A	vuint16mf4_t	vuint16mf2_t	vuint16m1_t	vuint16m2_t	vuint16m4_t	vuint16m8_t
uint32_t	N/A	N/A	vuint32mf2_t	vuint32m1_t	vuint32m2_t	vuint32m4_t	vuint32m8_t
uint64_t	N/A	N/A	N/A	vuint64m1_t	vuint64m2_t	vuint64m4_t	vuint64m8_t

Table 1. Integer types



```
#include <riscv vector.h>
float reduce max(const float *in, size t n) {
 // VLMAX = Vector Length / element width
 size t vlmax = riscv vsetvlmax e32m1();
 vfloat32m1 t max array = riscv vfmv s f f32m1(in[0], vlmax);
 while (n > 0) {
   size_t vl = __riscv_vsetvl_e32m1(n); // LMUL = 1
   // size t vl = __riscv_vsetvl_e32m8(n); // LMUL = 8
   vfloat32m1 t vs2 = riscv vle32 v f32m1(in, vl);
   max array = riscv vfmax vv f32m1(max array, vs2, v1);
   in += vl;
   n -= vl:
 vfloat32m1_t reduce_max = __riscv_vfredmax_vs_f32m1_f32m1(max_array, max_array, vlmax);
 return __riscv_vfmv_f_s_f32m1_f32(reduce_max);
```


```
float reduce_max(const float *in, size_t n) {
  float ret = in[0];
  for (int i=1; i<n; ++i)
    ret = max(ret, in[i]]);
  return ret;
}</pre>
```



```
#include <riscv vector.h>
float reduce max(const float *in, size t n) {
 // VLMAX = Vector Length / element width
 size t vlmax = riscv vsetvlmax e32m1();
                                                                                             vec. req.
 vfloat32m1 t max array = riscv vfmv s f f32m1(in[0], vlmax);
 while (n > 0) {
   size_t vl = __riscv_vsetvl_e32m1(n); // LMUL = 1
   // size_t vl = __riscv_vsetvl_e32m8(n); // LMUL = 8
   vfloat32m1 t vs2 = riscv vle32 v f32m1(in, vl);
   max array = riscv vfmax vv f32m1(max array, vs2, v1);
   in += vl;
   n -= vl:
 vfloat32m1_t reduce_max = __riscv_vfredmax_vs_f32m1_f32m1(max_array, max_array, vlmax);
 return __riscv_vfmv_f_s_f32m1_f32(reduce_max);
```




```
#include <riscv vector.h>
float reduce max(const float *in, size t n) {
 // VLMAX = Vector Length / element width
 size t vlmax = riscv vsetvlmax e32m1();
 vfloat32m1 t max array = riscv vfmv s f f32m1(in[0], vlmax);
 while (n > 0) {
   size_t vl = __riscv_vsetvl_e32m1(n); // LMUL = 1
   // size_t vl = __riscv_vsetvl_e32m8(n); // LMUL = 8
   vfloat32m1 t vs2 = riscv vle32 v f32m1(in, vl);
   max array = riscv vfmax vv f32m1(max array, vs2, v1);
   in += vl;
   n -= vl:
 vfloat32m1_t reduce_max = __riscv_vfredmax_vs_f32m1_f32m1(max_array, max_array, vlmax);
 return __riscv_vfmv_f_s_f32m1_f32(reduce_max);
```






```
#include <riscv vector.h>
float reduce max(const float *in, size t n) {
 // VLMAX = Vector Length / element width
 size t vlmax = riscv vsetvlmax e32m1();
 vfloat32m1 t max array = riscv vfmv s f f32m1(in[0], vlmax);
 while (n > 0) {
   size_t vl = __riscv_vsetvl_e32m1(n); // LMUL = 1
   // size_t vl = __riscv_vsetvl_e32m8(n); // LMUL = 8
   vfloat32m1 t vs2 = riscv vle32 v f32m1(in, vl);
   max array = riscv vfmax vv f32m1(max array, vs2, v1);
   in += vl;
   n -= vl:
 vfloat32m1_t reduce_max = __riscv_vfredmax_vs_f32m1_f32m1(max_array, max_array, vlmax);
 return __riscv_vfmv_f_s_f32m1_f32(reduce_max);
```






```
#include <riscv vector.h>
float reduce max(const float *in, size t n) {
 // VLMAX = Vector Length / element width
 size t vlmax = riscv vsetvlmax e32m1();
 vfloat32m1 t max array = riscv vfmv s f f32m1(in[0], vlmax);
 while (n > 0) {
   size_t vl = __riscv_vsetvl_e32m1(n); // LMUL = 1
   // size_t vl = __riscv_vsetvl_e32m8(n); // LMUL = 8
   vfloat32m1 t vs2 = riscv vle32 v f32m1(in, vl);
   max array = riscv vfmax vv f32m1(max array, vs2, v1);
   in += vl;
   n -= vl:
 vfloat32m1_t reduce_max = __riscv_vfredmax_vs_f32m1_f32m1(max_array, max_array, vlmax);
 return __riscv_vfmv_f_s_f32m1_f32(reduce_max);
```






```
#include <riscv vector.h>
float reduce max(const float *in, size t n) {
 // VLMAX = Vector Length / element width
 size t vlmax = riscv vsetvlmax e32m1();
 vfloat32m1 t max array = riscv vfmv s f f32m1(in[0], vlmax);
 while (n > 0) {
   size_t vl = __riscv_vsetvl_e32m1(n); // LMUL = 1
   // size_t vl = __riscv_vsetvl_e32m8(n); // LMUL = 8
   vfloat32m1 t vs2 = riscv vle32 v f32m1(in, vl);
   max array = riscv vfmax vv f32m1(max array, vs2, v1);
   in += vl;
   n -= vl:
 vfloat32m1_t reduce_max = __riscv_vfredmax_vs_f32m1_f32m1(max_array, max_array, vlmax);
 return __riscv_vfmv_f_s_f32m1_f32(reduce_max);
```








```
#include <riscv vector.h>
float reduce max(const float *in, size t n) {
 // VLMAX = Vector Length / element width
 size t vlmax = riscv vsetvlmax e32m1();
 vfloat32m1 t max array = riscv vfmv s f f32m1(in[0], vlmax);
 while (n > 0) {
   size_t vl = __riscv_vsetvl_e32m1(n); // LMUL = 1
   // size_t vl = __riscv_vsetvl_e32m8(n); // LMUL = 8
   vfloat32m1 t vs2 = riscv vle32 v f32m1(in, vl);
   max array = riscv vfmax vv f32m1(max array, vs2, v1);
   in += vl;
   n -= vl:
 vfloat32m1_t reduce_max = __riscv_vfredmax_vs_f32m1_f32m1(max_array, max_array, vlmax);
 return __riscv_vfmv_f_s_f32m1_f32(reduce_max);
```







Pseudo instruction level for vsetvl insertion

```
# Example: Load 16-bit values, widen multiply to 32b, shift 32b result
# right by 3, store 32b values.
# On entry:
# a0 holds the total number of elements to process
# a1 holds the address of the source array
# a2 holds the address of the destination array
loop:
   vsetvli a3, a0, e16, m4, ta, ma # vtype = 16-bit integer vectors;
                                    # also update a3 with vl (# of elements this iteration)
    vle16.v v4, (a1)
                           # Get 16b vector
    slli t1, a3, 1
                           # Multiply # elements this iteration by 2 bytes/source element
    add a1, a1, t1
                         # Bump pointer
    vwmul.vx v8, v4, x10
                         # Widening multiply into 32b in <v8--v15>
   vsetvli x0, x0, e32, m8, ta, ma # Operate on 32b values
    vsrl.vi v8. v8. 3
    vse32.v v8. (a2)
                           # Store vector of 32b elements
    slli t1, a3, 2
                           # Multiply # elements this iteration by 4 bytes/destination element
    add a2, a2, t1
                           # Bump pointer
    sub a0, a0, a3
                           # Decrement count by vl
    bnez a0, loop
                           # Any more?
```



Pseudo instruction level for vsetvl insertion


```
vint32m1 t foo(vint32m1 t va, vint32m1 t vb, size t vl) {
  return riscv vadd vv i32m1(va, vb, vl);
define <vscale x 2 x i32>
  @foo(< vscale x 2 x i32 > %a, < vscale x 2 x i32 > %b, i64 noundef %vl) {}
entry:
  %0 = call < vscale x 2 x i32>
  @11vm.riscv.vadd.nxv2i32.nxv2i32.i64(<vscale x 2 x i32> poison,
                                              \langle vscale \times 2 \times i32 \rangle %a.
                                              \langle vscale \times 2 \times i32 \rangle %b,
                                              i64 %vl)
  ret <vscale x 2 x i32> %0
```

```
vsetvli %vl, e32, m1 vadd.vv %0, %a, %b
```



Pseudo instruction level for vsetvl insertion


In this section, we introduce the infrastructures LLVM provide for users to represent the intrinsics.






Pseudo instruction level for vsetvl insertion

In this section, we introduce the infrastructures LLVM provide for users to represent the intrinsics.






Workflow for RISC-V vector





Workflow for RISC-V vector





Defining intrinsic types for RISC-V vector - Creating own RISCVVTypes.def

```
/// clang/include/clang/Basic/RISCVVTypes.def
/// #define RVV VECTOR TYPE INT(Name, Id, SingletonId, NumEls, ElBits, NF, IsSigned)
RVV VECTOR TYPE INT( v int32mf2 t , RvvInt32mf2, RvvInt32mf2Ty, 1, 32, 1, true)
RVV VECTOR TYPE INT( rvv int32m1 t", RvvInt32m1, RvvInt32m1Ty, 2, 32, 1, true)
RVV VECTOR TYPE INT( rvv int32m2 t", RvvInt32m2, RvvInt32m2Ty, 4, 32, 1, true)
RVV VECTOR TYPE INT( rvv int32m4 t", RvvInt32m4, RvvInt32m4Ty, 8, 32, 1, true)
RVV VECTOR TYPE INT( rvv int32m8 t" RvvInt32m8, RvvInt32m8Ty, 16, 32, 1, true)
#include <riscv_vector.h>
<u>rvv int32m1 t</u> foo(<u>rvv int32m1 t</u> va, <u>rvv int32m1 t</u> vb, size_t vl) {
return riscv vadd vv i32m1(va, vb, vl);
}
```



Defining intrinsic types for RISC-V vector - Creating own RISCVVTypes.def

```
/// clang/include/clang/Basic/RISCVVTypes.def
/// #define RVV_VECTOR_TYPE_INT(Name, Id, SingletonId, NumEls, ElBits, NF, IsSigned)

RVV_VECTOR_TYPE_INT("__rvv_int32mf2_t", RvvInt32mf2
RvvInt32mf2Ty,1, 32, 1, true)
RVV_VECTOR_TYPE_INT("_rvv_int32m1_t", RvvInt32m1, RvvInt32m1Ty, 2, 32, 1, true)
RVV_VECTOR_TYPE_INT("_rvv_int32m2_t", RvvInt32m2, RvvInt32m2Ty, 4, 32, 1, true)
RVV_VECTOR_TYPE_INT("_rvv_int32m4_t", RvvInt32m4, RvvInt32m4Ty, 8, 32, 1, true)
RVV_VECTOR_TYPE_INT("_rvv_int32m8_t", RvvInt32m8, RvvInt32m8Ty, 16, 32, 1, true)
```



Defining intrinsic types for RISC-V vector - Adding built-in type to BuiltinType::Kind

```
/// clang/include/clang/AST/Type.h
/// This class is used for builtin types like 'int'. Builtin
/// types are always canonical and have a literal name field.
class BuiltinType : public Type {
public:
 enum Kind {
// OpenCL image types
#define IMAGE TYPE (ImgType, Id, SingletonId, Access, Suffix) Id,
#include "clang/Basic/OpenCLImageTypes.def"
// RVV Types
#define RVV TYPE (Name, Id, SingletonId) Id,
#include "clang/Basic/RISCVVTypes.def"
// All other builtin types
#define BUILTIN TYPE (Id, SingletonId) Id,
#define LAST BUILTIN TYPE(Id) LastKind = Id
#include "clang/AST/BuiltinTypes.def"
 };
 /* ... */
```



Defining intrinsic types for RISC-V vector - Registering singleton in ASTContext::InitBuiltTypes

```
/// clang/include/clang/Basic/RISCVVTypes.def
/// #define RVV_VECTOR_TYPE_INT(Name, Id, SingletonId, NumEls, ElBits, NF, IsSigned)

RVV_VECTOR_TYPE_INT("__rvv_int32mf2_t",RvvInt32mf2,RvvInt32mf2Ty,1, 32, 1, true)

RVV_VECTOR_TYPE_INT("__rvv_int32m1_t", RvvInt32m1, RvvInt32m1Ty, 2, 32, 1, true)

RVV_VECTOR_TYPE_INT("__rvv_int32m2_t", RvvInt32m2, RvvInt32m2Ty, 4, 32, 1, true)

RVV_VECTOR_TYPE_INT("__rvv_int32m4_t", RvvInt32m4, RvvInt32m4Ty, 8, 32, 1, true)

RVV_VECTOR_TYPE_INT("__rvv_int32m8_t", RvvInt32m8, RvvInt32m8Ty, 16, 32, 1, true)
```



Defining intrinsic types in Clang - Registering singleton in ASTContext::InitBuiltTypes

```
/// clang/lib/AST/ASTContext.cpp
void ASTContext::InitBuiltinTypes(const TargetInfo &Target,
                                  const TargetInfo *AuxTarget) {
 // C99 6.2.5p19.
 InitBuiltinType(VoidTy, BuiltinType::Void);
 // C99 6.2.5p4.
 InitBuiltinType (SignedCharTy, BuiltinType::SChar);
 InitBuiltinType(ShortTy, BuiltinType::Short);
 InitBuiltinType(IntTy, BuiltinType::Int);
 InitBuiltinType(LongTy, BuiltinType::Long);
 InitBuiltinType (LongLongTy, BuiltinType::LongLong);
 if (Target.hasRISCVVTypes()) {
#define RVV TYPE(Name, Id, SingletonId) \
 InitBuiltinType(SingletonId, BuiltinType::Id);
#include "clang/Basic/RISCVVTypes.def"
```



Defining intrinsic types in Clang - Implement conversion to LLVM IR in CodeGenTypes::ConvertTypes

```
/// clang/lib/CodeGen/CodeGenTypes.cpp

/// ConvertType - Convert the specified type to its LLVM form.

llvm::Type *CodeGenTypes::ConvertType(QualType T) {
    T = Context.getCanonicalType(T);

    case BuiltinType::Bool:
        // Note that we always return bool as il for use as a scalar type.
    ResultType = llvm::Type::getIntlTy(getLLVMContext());
    break;
```

```
/// clang/lib/CodeGen/ASTContext.cpp
ASTContext::BuiltinVectorTypeInfo
ASTContext::getBuiltinVectorTypeInfo(const BuiltinType *Ty) const {
#define RVV VECTOR TYPE INT(Name, Id, SingletonId, NumEls, ElBits, NF, \
                          IsSigned) \
 case BuiltinType::Id: \
   return {getIntTypeForBitwidth(ElBits, IsSigned), \
           llvm::ElementCount::getScalable(NumEls), NF};
#define RVV VECTOR TYPE FLOAT (Name, Id, SingletonId, NumEls, ElBits, NF)
 case BuiltinType::Id: \
   return {ElBits == 16 ? Float16Ty : (ElBits == 32 ? FloatTy : DoubleTy)
           llvm::ElementCount::getScalable(NumEls), NF};
#define RVV PREDICATE TYPE (Name, Id, SingletonId, NumEls) \
 case BuiltinType::Id: \
   #include "clang/Basic/RISCVVTvpes.def"
```



Defining intrinsic types in Clang - Implement conversion to LLVM IR in CodeGenTypes::ConvertTypes

```
/// clang/lib/CodeGen/CodeGenTypes.cpp

/// ConvertType - Convert the specified type to its LLVM form.

llvm::Type *CodeGenTypes::ConvertType(QualType T) {
    T = Context.getCanonicalType(T);

    case BuiltinType::Bool:
        // Note that we always return bool as il for use as a scalar type.
    ResultType = llvm::Type::getIntlTy(getLLVMContext());
    break;
```

```
@foo(\langle vscale \times 2 \times i32 \rangle %a, \langle vscale \times 2 \times i32 \rangle %b,
         i64 noundef %vl) {
entry:
  %0 = call < vscale x 2 x i32>
  @llvm.riscv.vadd.nxv2i32.nxv2i32.i64(<vscale x 2 x i32> poison,
                                                  \langle vscale x 2 x i32 \rangle %a,
                                                  \langle vscale x 2 x i32 \rangle %b,
                                                  i64 %vl)
  ret \langle vscale \times 2 \times i32 \rangle %0
```



Defining intrinsics in Clang - Initial approach declaring builtins

```
/// clang/include/clang/Basic/Builtins.def
// Standard libc/libm functions:
BUILTIN( builtin atan2 , "ddd" , "Fne")
BUILTIN( builtin atan2f, "fff", "Fne")
BUILTIN( builtin atan21, "LdLdLd", "Fne")
BUILTIN( builtin atan2f128, "LLdLLdLLd", "Fne")
                                                                      vint16m1 t builtin rvv vadd vv i16m1 vl(vint16m1 t, vint16m1 t, size t);
BUILTIN( builtin abs , "ii" , "ncF")
                                                                      vint32m1 t _ builtin rvv vadd vv i32m1 vl(vint32m1 t, vint32m1 t, size t);
/// Initial approach in D93446
/// clang/include/clang/Basic/BuiltinsRISCV.def
RISCVV BUILTIN( builtin rvv vadd vv i16m1 vl, "q4Ssq4Ssq4Ssz", "n")
RISCVV BUILTIN( builtin rvv vadd vv i32m1 v1, "q2Siq2Siq2Siz", "n")
```



Defining intrinsics in Clang - Current approach to enumerate through variations

```
/// clang/include/clang/Basic/riscv vector.td
defm vadd : RVVIntBinBuiltinSet;
multiclass RVVIntBinBuiltinSet
    : RVVSignedBinBuiltinSet,
     RVVUnsignedBinBuiltinSet;
/// clang/utils/TableGen/RISCVVEmitter.cpp
void RVVEmitter::createRVVIntrinsics(
  // Create Intrinsics for each type and LMUL.
 for (char I : TypeRange) {
    for (int Log2LMUL : Log2LMULList) {
     BasicType BT = ParseBasicType(I);
     std::optional<RVVTypes> Types =
         TypeCache.computeTypes(BT, Log2LMUL, NF, Prototype);
     // Ignored to create new intrinsic if there are any illegal types.
     if (!Types)
       continue;
```



Semantic checks - Check function call parameters

```
/// clang/lib/Sema/SemaChecking.cpp
bool Sema::CheckTSBuiltinFunctionCall(const TargetInfo &TI, unsigned BuiltinID,
                                      CallExpr *TheCall) {
 switch (TI.getTriple().getArch()) {
 default:
   // Some builtins don't require additional checking, so just consider these
   // acceptable.
   return false:
 case llvm::Triple::riscv32:
 case llvm::Triple::riscv64:
   return CheckRISCVBuiltinFunctionCall(TI, BuiltinID, TheCall);
```

```
bool Sema::CheckRISCVBuiltinFunctionCall(const TargetInfo &TI,
                                         unsigned BuiltinID,
                                         CallExpr *TheCall) {
  switch (BuiltinID) {
  default:
   break:
  // Check if feature is missing for the builtin function call
  case RISCVVector::BI builtin rvv vsmul vv tumu:
 case RISCVVector::BI builtin rvv vsmul vx tumu: {
    bool RequireV = false;
    for (unsigned ArgNum = 0; ArgNum < TheCall->getNumArgs(); ++ArgNum)
      RequireV |= TheCall->getArg(ArgNum)->getType()->isRVVType(
          /* Bitwidth */ 64, /* IsFloat */ false);
    if (RequireV && !TI.hasFeature("v"))
      return Diag(TheCall->getBeginLoc(),
                  diag::err riscv builtin requires extension)
             << /* IsExtension */ false << TheCall->getSourceRange()
             << "v":
   break:
```



Semantic checks - Check function call parameters

```
bool Sema::CheckRISCVBuiltinFunctionCall(const TargetInfo &TI,
/// clang/lib/Sema/SemaChecking.cpp
                                                                                                                          unsigned BuiltinID,
                                                                                                                          CallExpr *TheCall) {
bool Sema::CheckTSBuiltinFunctionCall(const TargetInfo &TI, unsigned BuiltinID,
                                      CallExpr *TheCall) {
                                                                                   switch (BuiltinID) {
                                                                                   default:
 switch (TI.getTriple().getArch()) {
                                                                                     break:
 default:
   // Some builtins don't require additional checking, so just consider these
    // acceptable.
                                                                                   // Check if parameters that require constants
                                                                                   case RISCVVector::BI builtin rvv vsm3c vi tu:
   return false:
                                                                                  case RISCVVector::BI builtin rvv vsm3c vi: {
 case llvm::Triple::riscv32:
                                                                                     QualType Op1Type = TheCall->getArg(0)->getType();
                                                                                     return CheckInvalidVLENandLMUL(TI, TheCall, *this, Op1Type, 256) ||
 case llvm::Triple::riscv64:
   return CheckRISCVBuiltinFunctionCall(TI, BuiltinID, TheCall);
                                                                                            SemaBuiltinConstantArgRange(TheCall, 2, 0, 31);
```

Potential improvement: Reduce boilerplates by allowing constraints to be expressed in built-in definitions and handle them gracefully here.



Semantic checks - Check type support for variable declaration

```
/// clang/lib/Sema/SemaDecl.cpp

void Sema::CheckVariableDeclarationType(VarDecl *NewVD) {
   QualType T = NewVD->getType();

if (T->isRVVType())
   checkRVVTypeSupport(T, NewVD->getLocation(), cast<Decl>(CurContext));
```

}

```
/// clang/lib/Sema/SemaDecl.cpp

void Sema::checkRVVTypeSupport(QualType Ty, SourceLocation Loc, Decl *D) {
   const TargetInfo &TI = Context.getTargetInfo();
   // (ELEN, LMUL) pairs of (8, mf8), (16, mf4), (32, mf2), (64, m1) requires at
   // least zve64x
   if ((Ty->isRVVType(/* Bitwidth */ 64, /* IsFloat */ false) ||
        Ty->isRVVType(/* ElementCount */ 1)) &&
        !TI.hasFeature("zve64x"))
        Diag(Loc, diag::err_riscv_type_requires_extension, D) << Ty << "zve64x";</pre>
```



Speeding up overwhelming amounts of variants

vadd.vv vd, vs2, vs1

```
SEW \subseteq \{8, 16, 32, 64\}
```

Χ

 $LMUL = \{\%, \%, \%, 1, 2, 4, 8\}$

```
vint16m1_t _riscv_vadd_vv_i16m1 (vint16m1_t op1, vint16m1_t op2, size_t v1);
vint16m2_t _riscv_vadd_vv_i16m2 (vint16m2_t op1, vint16m2_t op2, size_t v1);
vint16m4_t _riscv_vadd_vv_i16m4 (vint16m4_t op1, vint16m4_t op2, size_t v1);
vint16m8_t _riscv_vadd_vv_i16m8 (vint16m8_t op1, vint16m8_t op2, size_t v1);
vint32m1_t _riscv_vadd_vv_i32m1 (vint32m1_t op1, vint32m1_t op2, size_t v1);
vint32m2_t _riscv_vadd_vv_i32m2 (vint32m2_t op1, vint32m2_t op2, size_t v1);
vint32m4_t _riscv_vadd_vv_i32m4 (vint32m4_t op1, vint32m4_t op2, size_t v1);
vint32m8_t _riscv_vadd_vv_i32m8 (vint32m8_t op1, vint32m8_t op2, size_t v1);
```

Types	EMUL=1/8	EMUL=1/4	EMUL=1/ 2	EMUL=1	EMUL=2	EMUL=4	EMUL=8
int8_t	vint8mf8_t	vint8mf4_t	vint8mf2_t	vint8m1_t	vint8m2_t	vint8m4_t	vint8m8_t
int16_t	N/A	vint16mf4_t	vint16mf2_t	vint16m1_t	vint16m2_t	vint16m4_t	vint16m16_t
int32_t	N/A	N/A	vint32mf2_t	vint32m1_t	vint32m2_t	vint32m4_t	vint32m32_t
int64_t	N/A	N/A	N/A	vint64m1_t	vint64m2_t	vint64m4_t	vint64m8_t
uint8_t	vuint8mf8_t	vuint8mf4_t	vuint8mf2_t	vuint8m1_t	vuint8m2_t	vuint8m4_t	vuint8m8_t
uint16_t	N/A	vuint16mf4_t	vuint16mf2_t	vuint16m1_t	vuint16m2_t	vuint16m4_t	vuint16m8_t
uint32_t	N/A	N/A	vuint32mf2_t	vuint32m1_t	vuint32m2_t	vuint32m4_t	vuint32m8_t
uint64_t	N/A	N/A	N/A	vuint64m1_t	vuint64m2_t	vuint64m4_t	vuint64m8_t

Table 1. Integer types



Speeding up overwhelming amounts of variants

```
/// clang/include/clang/Basic/Builtins.def
// Standard libc/libm functions:
BUILTIN( builtin atan2 , "ddd" , "Fne")
BUILTIN( builtin atan2f, "fff", "Fne")
BUILTIN( builtin atan21, "LdLdLd", "Fne")
BUILTIN( builtin atan2f128, "LLdLLdLLd", "Fne")
                                                                       vint16m1 t builtin rvv vadd vv i16m1 vl(vint16m1 t, vint16m1 t, size t);
BUILTIN( builtin abs , "ii" , "ncF")
                                                                      vint32m1 t _ builtin rvv vadd vv i32m1 vl(vint32m1 t, vint32m1 t, size t);
/// Initial approach in D93446
/// clang/include/clang/Basic/BuiltinsRISCV.def
RISCVV BUILTIN( builtin rvv vadd vv i16m1 vl, "q4Ssq4Ssq4Ssz", "n")
RISCVV BUILTIN( builtin rvv vadd vv i32m1 v1, "q2Siq2Siq2Siz", "n")
```



Speeding up overwhelming amounts of variants

Aliasing different interfaces to the same built-in reduces number of built-ins needed.

```
/// Initial approach in D93446
/// clang/include/clang/Basic/BuiltinsRISCV.def

RISCVV_BUILTIN(_builtin_rvv_vadd_vv,"", "n")

static __inline__
__attribute__((_clang_builtin_alias__(_builtin_rvv_vadd_vv)))
vint32ml_t vadd_vv_i32ml(vint32ml_t, vint32ml_t, size_t);

static __inline___attribute__((_overloadable__))
__attribute__((_clang_builtin_alias__(_builtin_rvv_vadd_vv)))
vint8ml_t vadd(vint8ml_t, vint8ml_t, size_t);
```

However, we have **> 200K** intrinsic interfaces, this leads:

- Larger clang binary
- Require more run-time memory during compilation



Speeding up overwhelming amounts of variants

The latest approach in the compiler lazily constructs built-in function table at the first symbol lookup of the intrinsic.

```
/// clang/lib/Sema/SemaRISCVVectorLookup.cpp
struct RVVIntrinsicDef {
 /// Full function name with suffix, e.g. vadd vv i32m1.
 std::string Name;
 /// Overloaded function name, e.g. vadd.
 std::string OverloadName;
 /// Mapping to which clang built-in function,
 /// e.g. builtin rvv vadd.
 std::string BuiltinName;
 /// Function signature, first element is return type.
 RVVTypes Signature;
```

```
/// clang/lib/Sema/SemaLookup.cpp
/// Lookup a builtin function, when name lookup would otherwise
/// fail.
bool Sema::LookupBuiltin(LookupResult &R) {
Sema::LookupNameKind NameKind = R.getLookupKind();
 // If we didn't find a use of this identifier, and if the identifier
  // corresponds to a compiler builtin, create the decl object for the builtin
  // now, injecting it into translation unit scope, and return it.
 if (NameKind == Sema::LookupOrdinaryName ||
     NameKind == Sema::LookupRedeclarationWithLinkage) {
   IdentifierInfo *II = R.getLookupName().getAsIdentifierInfo();
   if (II) {
      if (DeclareRISCVVBuiltins || DeclareRISCVSiFiveVectorBuiltins) {
       if (!RVIntrinsicManager)
         RVIntrinsicManager = CreateRISCVIntrinsicManager(*this);
       RVIntrinsicManager->InitIntrinsicList();
       if (RVIntrinsicManager->CreateIntrinsicIfFound(R, II, PP))
         return true:
           Lookup table is constructed in compile time
```



Speeding up overwhelming amounts of variants

The latest approach in the compiler lazily constructs built-in function table at the first symbol lookup of the intrinsic.

```
/// clang/lib/Sema/SemaRISCVVectorLookup.cpp
struct RVVIntrinsicDef {
 /// Full function name with suffix, e.g. vadd vv i32m1.
 std::string Name;
 /// Overloaded function name, e.g. vadd.
 std::string OverloadName;
 /// Mapping to which clang built-in function,
 /// e.g. builtin rvv vadd.
 std::string BuiltinName;
 /// Function signature, first element is return type.
 RVVTypes Signature;
```

```
/// clang/lib/Sema/SemaRISCVVectorLookup.cpp

static const PrototypeDescriptor RVVSignatureTable[] = {
    #define DECL_SIGNATURE_TABLE
    #include "clang/Basic/riscv_vector_builtin_sema.inc"
    #undef DECL_SIGNATURE_TABLE
};

static const RVVIntrinsicRecord RVVIntrinsicRecords[] = {
    #define DECL_INTRINSIC_RECORDS
    #include "clang/Basic/riscv_vector_builtin_sema.inc"
    #undef DECL_INTRINSIC_RECORDS
};
```

Table built during building clang

```
/// $(BUILD)/tools/clang/include/clang/Basic/riscv_vector_builtin_sema.inc

{"vadd_vv",nullptr,957 23,0,3,1,0,0,15,127,1,1,1,1,1,1,1,0,0,1,2,},

// At [957] of RVVSignatureTable

PrototypeDescriptor(/* BaseTypeModifier = Vector */ 2, 0, 0),
PrototypeDescriptor(/* BaseTypeModifier = Vector */ 2, 0, 0),
PrototypeDescriptor(/* BaseTypeModifier = Vector */ 2, 0, 0),
```




Speeding up overwhelming amounts of variants

The latest approach in the compiler lazily constructs built-in function table at the first symbol lookup of the intrinsic.

```
/// clang/lib/Sema/SemaRISCVVectorLookup.cpp
struct RVVIntrinsicDef {
 /// Full function name with suffix, e.g. vadd vv i32m1.
 std::string Name;
 /// Overloaded function name, e.g. vadd.
                                                                      // At [957] of RVVSignatureTable
 std::string OverloadName;
                                                                      PrototypeDescriptor(/* BaseTypeModifier = Vector */ 2, 0, 0),
                                                                      PrototypeDescriptor(/* BaseTypeModifier = Vector */ 2, 0, 0),
                                                                      PrototypeDescriptor(/* BaseTypeModifier = Vector */ 2, 0, 0),
 /// Mapping to which clang built-in function,
 /// e.g. builtin rvv vadd.
 std::string BuiltinName;
 /// Function signature, first element is return type
 RVVTypes Signature; ___
};
```



Workflow for RISC-V vector





Declaring the intrinsics in LLVM IR

```
/// llvm/include/llvm/IR/Intrinsics.td
// Intrinsic class - This is used to define one LLVM intrinsic. The name of the
// intrinsic definition should start with "int_", then match the LLVM intrinsic
// name with the "llvm." prefix removed, and all "."s turned into " "s. For
// example, llvm.bswap.i16 -> int bswap i16.
class Intrinsiclist<LLVMType> ret types,
                list<LLVMType> param types = [],
               list<IntrinsicProperty> intr_properties = [],
                string name = "",
                list<SDNodeProperty> sd properties = [],
               bit disable default attributes = true> : SDPatternOperator {
  string LLVMName = name;
 string TargetPrefix = ""; // Set to a prefix for target-specific intrinsics.
 list<LLVMType> RetTypes = ret types;
 list<LLVMType> ParamTypes = param types;
 list<IntrinsicProperty> IntrProperties = intr properties;
 let Properties = sd properties;
 /* ... */
```



Declaring the intrinsics in LLVM IR - IntrinsicsRISCV.td

```
/// llvm/include/llvm/IR/Intrinsics.td

multiclass RISCVBinaryAAX {
    def "int_riscv_" # NAME : RISCVBinaryAAXUnMasked;
    defm vadd : RISCVBinaryAAX;
    defm vsub : RISCVBinaryAAX;
}

defm vrsub : RISCVBinaryAAX;
}
```




Code gen to LLVM IR under CGBuiltin.cpp

```
/// clang/lib/CodeGen/CGBuiltin.cpp
                                                                                llvm::SmallVector<llvm::Type *, 2> IntrinsicTypes;
                                                                                switch (BuiltinID) {
Value *CodeGenFunction::EmitRISCVBuiltinExpr(unsigned BuiltinID,
                                             const CallExpr *E,
                                                                                case RISCVVector::BI builtin rvv vadd vv tu:
                                             ReturnValueSlot ReturnValue) {
                                                                                case RISCVVector::BI builtin rvv vadd vx tu:
 SmallVector<Value *, 4> Ops;
                                                                                  ID = Intrinsic::riscv vadd;
 llvm::Type *ResultType = ConvertType(E->getType());
                                                                                  PolicyAttrs = 2;
                                                                                  IntrinsicTypes = {ResultType, Ops[2]->getType(), Ops.back()->getType()};
                                                                                  break;
 Intrinsic::ID ID:
 llvm::SmallVector<llvm::Type *, 2> IntrinsicTypes;
 // Vector builtins are handled from here.
 #include "clang/Basic/riscv vector builtin cg.inc"
 llvm::Function *F = CGM.getIntrinsic(ID, IntrinsicTypes);
 return Builder.CreateCall(F, Ops, "");
                                                                                /// clang/utils/TableGen/RISCVVEmitter.cpp
                                                                                void RVVEmitter::createCodeGen(raw ostream &OS);
                                                                                void emitCodeGenSwitchBody(const RVVIntrinsic *RVVI, raw ostream &OS)
```



Workflow for RISC-V vector





```
/// llvm/lib/Target/RISCV/RISCVInstrInfo.h
namespace RISCVVPseudosTable {
    struct PseudoInfo {
        uint16_t Pseudo;
        uint16_t BaseInstr;
};

#define GET_RISCVVPseudosTable_DECL
#include "RISCVGenSearchableTables.inc"
} // end namespace RISCVVPseudosTable
```

```
PseudoVADD_VV_MI, VADD_VV, 0x0, 0x0 }, // 161
{ PseudoVADD_VV_MI_MASK, VADD_VV, 0x0, 0x0 }, // 162
{ PseudoVADD_VV_M2, VADD_VV, 0x1, 0x0 }, // 163
{ PseudoVADD_VV_M2_MASK, VADD_VV, 0x1, 0x0 }, // 164
{ PseudoVADD_VV_M4, VADD_VV, 0x2, 0x0 }, // 165
{ PseudoVADD_VV_M4_MASK, VADD_VV, 0x2, 0x0 }, // 166
{ PseudoVADD_VV_M8, VADD_VV, 0x3, 0x0 }, // 167
{ PseudoVADD_VV_M8, VADD_VV, 0x3, 0x0 }, // 168
{ PseudoVADD_VV_MF8, VADD_VV, 0x5, 0x0 }, // 169
{ PseudoVADD_VV_MF8_MASK, VADD_VV, 0x5, 0x0 }, // 170
```

```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td
// This class holds the record of the RISCVVPseudoTable below.
// This represents the information we need in codegen for each pseudo.
// The definition should be consistent with `struct PseudoInfo` in
// RISCVInstrInfo.h.
class RISCVVPseudo {
  Pseudo Pseudo = !cast<Pseudo>(NAME); // Used as a key.
  Instruction BaseInstr = !cast<Instruction>(PseudoToVInst<NAME>.VInst);
 // SEW = 0 is used to denote that the Pseudo is not SEW specific (or unknown).
 bits<8> SEW = 0;
 bit NeedBeInPseudoTable = 1;
// The actual table.
def RISCVVPseudosTable : GenericTable {
 let FilterClass = "RISCVVPseudo";
 let FilterClassField = "NeedBeInPseudoTable";
  let CppTypeName = "PseudoInfo";
  let Fields = [ "Pseudo", "BaseInstr" ];
  let PrimaryKey = [ "Pseudo" ];
 let PrimaryKeyName = "getPseudoInfo";
 let PrimaryKeyEarlyOut = true;
```



```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td
class VPseudoBinaryNoMaskTU<VReg RetClass,</pre>
                            VReg Op1Class,
                            DAGOperand Op2Class,
                            string Constraint> :
                            Pseudo<(outs RetClass:$rd),
                                    (ins RetClass:$merge,
                                     Op1Class:$rs2,
                                     Op2Class:$rs1, AVL:$vl,
                                     ixlenimm:$sew, ixlenimm:$policy)
                                    []>,
                            RISCVVPseudo {
 let mayLoad = 0;
 let mayStore = 0;
 let hasSideEffects = 0;
 let Constraints = !interleave([Constraint, "$rd = $merge"], ",");
 let HasVLOp = 1;
 let HasSEWOp = 1;
 let HasVecPolicvOp = 1;
```

```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td
// This class holds the record of the RISCVVPseudoTable below.
// This represents the information we need in codegen for each pseudo.
// The definition should be consistent with `struct PseudoInfo` in
// RISCVInstrInfo.h.
class RISCVVPseudo {
  Pseudo Pseudo = !cast<Pseudo>(NAME); // Used as a key.
  Instruction BaseInstr = !cast<Instruction>(PseudoToVInst<NAME>.VInst);
 // SEW = 0 is used to denote that the Pseudo is not SEW specific (or unknown).
 bits<8> SEW = 0;
 bit NeedBeInPseudoTable = 1;
// The actual table.
def RISCVVPseudosTable : GenericTable {
  let FilterClass = "RISCVVPseudo";
  let FilterClassField = "NeedBeInPseudoTable";
  let CppTypeName = "PseudoInfo";
  let Fields = [ "Pseudo", "BaseInstr" ];
  let PrimaryKey = [ "Pseudo" ];
 let PrimaryKeyName = "getPseudoInfo";
 let PrimaryKeyEarlyOut = true;
```



```
/// llvm/lib/Target/RISCV/RISCVInstrInfo.h
namespace RISCVVPseudosTable {
    struct PseudoInfo {
        uint16_t Pseudo;
        uint16_t BaseInstr;
};

#define GET_RISCVVPseudosTable_DECL
#include "RISCVGenSearchableTables.inc"
} // end namespace RISCVVPseudosTable
```

```
{ PseudoVADD_VV_M1, VADD_VV, 0x0, 0x0 }, // 161 
 { PseudoVADD_VV_M1_MASK, VADD_VV, 0x0, 0x0 }, // 162 
 { PseudoVADD_VV_M2, VADD_VV, 0x1, 0x0 }, // 163 
 { PseudoVADD_VV_M2_MASK, VADD_VV, 0x1, 0x0 }, // 164 
 { PseudoVADD_VV_M4, VADD_VV, 0x2, 0x0 }, // 165 
 { PseudoVADD_VV_M4_MASK, VADD_VV, 0x2, 0x0 }, // 166 
 { PseudoVADD_VV_M8, VADD_VV, 0x3, 0x0 }, // 167 
 { PseudoVADD_VV_M8_MASK, VADD_VV, 0x3, 0x0 }, // 168 
 { PseudoVADD_VV_MF8, VADD_VV, 0x5, 0x0 }, // 169 
 { PseudoVADD_VV_MF8, MASK, VADD_VV, 0x5, 0x0 }, // 170
```



```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td
class VPseudoBinaryNoMaskTU<VReg RetClass,</pre>
                            VReg Op1Class,
                            DAGOperand Op2Class,
                            string Constraint> :
                            Pseudo<(outs RetClass:$rd),
                                    (ins RetClass: $merge,
                                    Op1Class:$rs2.
                                     Op2Class:$rs1, AVL:$v1,
                                     ixlenimm:$sew, ixlenimm:$policy),
                                    []>,
                            RISCVVPseudo {
 let mayLoad = 0;
 let mayStore = 0;
 let hasSideEffects = 0;
 let Constraints = !interleave([Constraint, "$rd = $merge"], ",");
 let HasVLOp = 1;
 let HasSEWOp = 1;
 let HasVecPolicvOp = 1;
```

```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td
multiclass VPseudoBinary<VReg RetClass,
                          VReg Op1Class,
                          DAGOperand Op2Class,
                          LMULInfo MInfo,
                         string Constraint = "",
                          int sew = 0 > {
  let VLMul = MInfo.value, SEW=sew in {
   defvar suffix = !if(sew, " " # MInfo.MX # " E" # sew, " " # MInfo.MX);
    def suffix : VPseudoBinaryNoMaskTU<RetClass, Op1Class, Op2Class,</pre>
                                        Constraint>;
   def suffix # " MASK" : VPseudoBinaryMaskPolicy<RetClass, Op1Class, Op2Class,</pre>
                                                     Constraint>,
                            RISCVMaskedPseudo<MaskIdx=3>;
```



```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td
multiclass VPseudoBinary < VReg RetClass,
                          VReg Op1Class,
                          DAGOperand Op2Class,
                          LMULInfo MInfo,
                          string Constraint = "",
                          int sew = 0 > {
  let VLMul = MInfo.value, SEW=sew in {
    defvar suffix = !if(sew, " " # MInfo.MX # " E" # sew, " " # MInfo.MX);
    def suffix : VPseudoBinaryNoMaskTU<RetClass, Op1Class, Op2Class,</pre>
                                        Constraint>:
    def suffix # " MASK" : VPseudoBinaryMaskPolicy<RetClass, Op1Class, Op2Class,</pre>
                                                     Constraint>,
                            RISCVMaskedPseudo<MaskIdx=3>;
```






```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td
class VPatBinaryNoMaskTU<string intrinsic name,</pre>
                          string inst,
                         ValueType result type,
                         ValueType op1 type,
                         ValueType op2 type,
                         int sew.
                         VReg result reg class,
                         VReg op1 reg class,
                         DAGOperand op2 kind> :
  Pat<(result type (!cast<Intrinsic>(intrinsic name)
                   (result type result reg class: $merge),
                   (op1 type op1 reg class:$rs1),
                   (op2 type op2 kind:$rs2),
                   VLOpFrag)),
                   (!cast<Instruction>(inst)
                   (result type result reg class: $merge),
                   (op1_type op1_reg_class:$rs1),
                   (op2 type op2 kind:$rs2),
                   GPR:$vl, sew, TU MU)>;
```



Workflow for RISC-V vector






Describing the machine instructions


```
/// llvm/lib/Target/RISCV/RISCVInstrInfoV.td

// Vector Single-Width Integer Add and Subtract
defm VADD_V : VALU_IV_V_X_I<"vadd", 0b0000000>;
defm VSUB_V : VALU_IV_V_X<"vsub", 0b000010>;
defm VRSUB_V : VALU_IV_X_I<"vrsub", 0b000011>;
```

```
/// llvm/lib/Target/RISCV/RISCVInstrInfoV.td
-multiclass VALU IV V<string opcodestr, bits<6> funct6> {
 def V : VALUVV<funct6, OPIVV opcodestr # ".vv">,
                 SchedBinaryMC<"WriteVIALUV", "ReadVIALUV", "ReadVIALUV">;
multiclass VALU IV X<string opcodestr, bits<6> funct6> {
  def X : VALUVX<funct6, OPIVX, opcodestr # ".vx">,
                 SchedBinaryMC<"WriteVIALUX", "ReadVIALUV", "ReadVIALUX">;
multiclass VALU IV I<string opcodestr, bits<6> funct6> {
  def I : VALUVI<funct6, opcodestr # ".vi", simm5>,
                 SchedUnaryMC<"WriteVIALUI", "ReadVIALUV">;
```








bfloat16 vfwcvt.bf16.f.f.v - Machine instruction

```
/// llvm/lib/Target/RISCV/RISCVInstrInfoZvfbf.td

let Predicates = [HasStdExtZvfbfmin], Constraints = "@earlyclobber $vd",
    mayRaiseFPException = true in {

let RVVConstraint = WidenCvt in
    defm VFWCVTBF16_F_F_V : VWCVTF_FV_VS2<"vfwcvtbf16.f.f.v", Ob010010, Ob01101>;
}
```






bfloat16 vfwcvt.bf16.f.f.v-Pseudo Instruction

```
/// llvm/lib/Target/RISCV/RISCVInstrInfoVPseudo.td

let mayRaiseFPException = true in {
  let hasSideEffects = 0, hasPostISelHook = 1 in {
   defm PseudoVFWCVTBF16_F_F : VPseudoVWCVTD_V;
} // mayRaiseFPException = true
```






bfloat16 vfwcvt.bf16.f.f.v-LLVM IR

```
/// llvm/include/llvm/IR/IntrinsicsRISCV.td

defm vfwcvtbf16_f_f_v : RISCVConversion;
```





bfloat16 vfwcvt.bf16.f.f.v-C Intrinsics types

```
/// clang/include/clang/Basic/RISCVVTypes.def

RVV_VECTOR_TYPE_BFLOAT("__rvv_bfloat16mf4_t",RvvBFloat16mf4,RvvBFloat16mf4Ty,1, 16, 1)

RVV_VECTOR_TYPE_BFLOAT("__rvv_bfloat16mf2_t",RvvBFloat16mf2,RvvBFloat16mf2Ty,2, 16, 1)

RVV_VECTOR_TYPE_BFLOAT("__rvv_bfloat16m1_t",RvvBFloat16m1,RvvBFloat16m1Ty, 4, 16, 1)

RVV_VECTOR_TYPE_BFLOAT("_rvv_bfloat16m2_t",RvvBFloat16m2,RvvBFloat16m2Ty, 8, 16, 1)

RVV_VECTOR_TYPE_BFLOAT("_rvv_bfloat16m4_t",RvvBFloat16m4,RvvBFloat16m4Ty, 16, 16, 1)

RVV_VECTOR_TYPE_BFLOAT("_rvv_bfloat16m8_t",RvvBFloat16m8,RvvBFloat16m8Ty, 32, 16, 1)
```

bfloat16 vfwcvt.bf16.f.f.v-C Intrinsics

```
/// clang/include/clang/Basic/riscv_vector.td

let RequiredFeatures = ["Zvfbf"] in
  def vfwcvtbf16_f_f_v : RVVConvBuiltin<"w", "wv", "y", "vfwcvtbf16">;
```

Learning resources



- Writing an LLVM Backend LLVM documentation
- 2018 LLVM Developers' Meeting: A. Bradbury "LLVM backend development by example (RISC-V)"



Thank you for your attention