Analog Circuits Mini Project-2

Sahukari Chaitanya Varun EE19BTECH11040 **Designing 2 stage Op-amp**

December 11, 2021

1 Design of Op-amp

In this mini-project we design an amplifier with the following specifications:

- Supply Voltage: 1.1V
- \bullet Input common-mode voltage : 0.55V
- Load Capacitance : 10pF
- Unity Gain Bandwidth : 10MHz
- Phase-Margin : 60 degrees
- DC gain > 40dB
- Slew Rate $> 10 \text{ V}/\mu\text{s}$

We will use the previously extracted square-model values of long channel NMOS (W=1 μ m,L=1 μ m) and PMOS(W=1 μ m,L=1 μ m). The hand calculations are as follows :

1.1 Hand Calculation

Mini Project - 3

2- Stage Opamp (Miller Compensated) let Stage Design & Specifications: · Supply Voltage (Un)=1.14 · Boput Common Made Voltage · Load Capacitance: 10 PF · Unity Gain Bendwidth: 10MHz · Phase Margin: 60" · DC gairray> 40 dB · Slew Rate > 10 V/US



22 FRIDAY MARCH 2019

Assuming the unity gain bandwidth is established by the dominant node, we have

Now
$$(\frac{W}{L_4})_1 = (\frac{W}{L})_2 = \frac{3m_1^2}{2x^2 + x^2} = \frac{(88.5 \times 10^6)^2}{2x^2 + x^2}$$
 $\times 30 \times 10^{-6}$

Choose VSS = - WAY

Then
$$(\frac{W}{L}) = \frac{2 \text{ Is}}{|K_5|} = \frac{2 \times (30 \times 10^6)}{|K_5|}$$

Samufal = $3.1886 - 3(\frac{W}{L}) = \frac{2 \times (30 \times 10^6)}{|K_5|} = \frac{2 \times (30 \times 1$



23 SATURDAY MARCH 2019

For 60° phase margin,

Now,
$$i_6 = \frac{2m_{16}}{2k_1^2(N)/2} = \frac{(1885 \times 10^6)^2}{2\times 491.26 \times 10^6}$$

For obtained values, we get AV = 2 × 188.5 × 100 × 188 5 × 100 30×106 × 20×106 × (0.016)2 2 2 X/05 4 106 dB > So decrease (4) to decrease the gain

1.2 Simulating the model

Based on the calculations, by putting it into the circuit and tweaking it for getting the required specifications, we get the circuit to be The corresponding




Figure 1: Op-amp Circuit diagram

bodeplot is as follows:




Figure 2: Op-amps resulting bodeplot

Here the, unity gain bandwidth is close to 10MHz(7MHz) with dc gain around 60dB(>40dB). The sizes are kept near to the calculated values. The phase margin is slightly greater than expected 60° (around 70°).

1.3 Common-mode rejection ratio (CMRR)




Figure 3: Circuit diagram for simulating CMRR

From the circuit, we can get the CMRR as:

$$CMRR = \frac{\Delta V_{in}}{\Delta V_{out}} \left(1 + \frac{R2}{R1} \right)$$

Here, we can make the equation corresponding to output variation inverse, by making R2=R1, and V_{in} to 0.5.




Figure 4: Op-amps resulting CMRR

We can see the CMRR to be large (in ranges of 100dB max), implying that $A_d >> A_{cm}$.

1.4 Power-supply rejection ratio (PSRR)




Figure 5: Circuit diagram for simulating PSRR

Here the variation is given to the supply and the corresponding variation in output is observed.




Figure 6: Op-amps resulting PSRR

2 Op-amp in unity gain feedback

2.1 Slewing for Step-response

The circuit for simulation is as follows:




Figure 7: Circuit diagram of Unity gain feedback demonstrating slewing




Figure 8: Simulation result of slewing

The slewing effect can be seen in the rise and fall of the input pulse. The output has a reduced swing compared to the input swing which can be reasoned because of the parasthetic capacitance. The output in high to low transition seem to overshoot but settles to zero quick enough. Hence, the design covers the specification for slewing.

2.2 Output vs Input for ramp input

The circuit for simulation is as follows:




Figure 9: Circuit diagram of Unity gain feedback




Figure 10: Simulation result ramp input

As the unity feedback op-amp acts like a bufffer, the output voltage goes in hand to hand with the input rise except at when the input voltage crosses the limit which keeps the MOSFETs in saturation. Here we can see, one of the MOS enters to triode region. Hence we can see a slight low rise in output ramp.

2.3 Output Spectrum for sinusoidal input

Te circuit for simulation is as follows:




Figure 11: Circuit diagram of Unity gain feedback with sinusoidal input




Figure 12: Transient output




Figure 13: Output spectrum

N-Period=1							
Fot	ırier	components	of	V (vo)			
DC	compo	onent:5.9702	2e-(005			

Harmonic	Frequency	Fourier	Normalized	Phase
Number	[Hz]	Component	Component	[degree]
1	1.000e+03	9.791e-02	1.000e+00	0.19°
2	2.000e+03	6.907e-06	7.05 4 e-05	-71.11°
3	3.000e+03	1.282e-03	1.310e-02	-164.68°
4	4.000e+03	5.821e-06	5.945e-05	-49.32°
5	5.000e+03	4.970e-04	5.076e-03	6.96°
6	6.000e+03	5.597e-06	5.717e-05	-30.04°
7	7.000e+03	9.490e-05	9.692e-04	-36.21°
8	8.000e+03	5.336e-06	5.450e-05	-17.53°
9	9.000e+03	5.084e-05	5.193e-04	-143.78°

Figure 14: THD

Hence the resulting THD is nearly 1.4%.