
MOSFET Basics

MOSFET Structure



As of 2019, the highest transistor count in any IC chip

Chip name : eUFS

Capacity (bits) : 8 Tb

Flash type : Stacked 4-bit V-NAND

Transistor count (2,048,000,000,000)


Date of introduction: 2019

Manufacturer : Samsung

Process : 7nm

Area : 150 mm² [≈1.2cm×1.2cm]

MOSFET Structure



Impurity concentration ~ 10^{16} / cm³ Resistivity, $\rho \approx 25 \Omega$ -cm to 2Ω -cm

Gate Oxide Requirements

- High quality, Stable, Ultra thin $(t_{ox} = 17A)$
- Very high resistivity (\approx 10¹⁵ to 10¹⁶ Ω .cm)
- High breakdown strength (≈ 2x10⁶ V/cm)


Advantages of MOSFETs

- Very high input resistance
- Very low power consumption
- Very high packing density
- Bilaterally symmetrical
- Self Isolated
- Can be used both as drivers and loads

Bipolar Advantages


- Can handle large power
- Faster
- More suitable for analog circuit realization.
 - BiCMOS

N-Channel MOSFET



Symbol

P-Channel MOSFET




Symbol

How it works?

When $V_{GS} = 0$;

And $V_{DS} = a$ +ve voltage w.r.t. Source;



How it works?

```
When V_{GS} = a +ve voltage w.r.t. Source;
And V_{DS} = a + ve voltage w.r.t. Source;
I<sub>DS</sub> starts flowing.
                                    n+
             n+
                                                Inversion
                                                channel
        p-substrate (Bulk)
```

Threshold voltage

- "The voltage applied between the gate and the source of a MOSFET below which the drain-to-source current los effectively drops to zero"
- This is denoted by V_{TH}.
 - Therefore, the effective voltage applied across the gate, $V_G = (V_{GS} V_{TH})$

Threshold voltage

$$\begin{split} V_{TH} &= V_{TH0} + \gamma [(2\Phi_b + |V_{SB}|)^{1/2} - (2\Phi_b)^{1/2}] \\ &\quad \text{Where, } \gamma = (t_{ox}/\epsilon_{ox})(2q \; \epsilon_{Si} N_A)^{1/2} \\ &\quad \Phi_b = kT/q \; ln(N_A/N_i); \\ &\quad N_i - \text{carrier concentration in Intrinsic silicon.} \end{split}$$

Threshold voltage is a function of the following parameters:


- Gate conductor material
- Gate insulation material
- Gate insulator thickness
- Impurities at the silicon-insulator interface
- Voltage between the source and the substrate, V_{SB}

Regions of Operation

Depending upon the biasing, a MOSFET may be operating in one of the 3 regions:

- 1. Cut-off region
- 2. Linear region
- 3. Saturation region

MOSFET Structure



• Since charge induced in the channel depends on V_{gs} . I_{ds} depends on both V_{gs} and V_{ds}

But velocity,
$$v=\mu E_{ds}$$
, where $\mu=$ electron / hole mobility
$$E_{ds}=Drain \ to \ source \ electric \ field$$
 and,
$$E_{ds}=\frac{V_{ds}}{L}$$

$$\therefore \mathbf{v} = \frac{\mu V_{ds}}{L} \longrightarrow \text{Or, } \tau_{sd} = \frac{L^2}{\mu V_{ds}}$$

$$I_{ds} = -I_{sd} = \frac{\mu V_{ds} Q_c}{L^2}$$


Typical values of **u** at room temperature:

•
$$\mu_n = 650 \text{ cm}^2 / \text{ v sec}$$

•
$$\mu_p = 240 \text{ cm}^2 / \text{ v sec}$$

$$\mu_{\rm n} \approx 2.5 \; \mu_{\rm p}$$


1. Cut-off region:



$$V_{GS} < V_{T};$$

No channel formed, $Q_c = 0$; hence irrespective of the value of V_{DS} ,

$$I_{DS} = 0;$$



2. Linear region:

$$V_{GS} >= V_{T}$$
;

Or, Effective gate voltage, $V_{gS} - V_{T}$

$$= \text{excess gate voltage}$$

$$= \text{overdrive voltage}$$

$$= v_{GS} - v_{T}$$

$$= \text{excess gate voltage}$$

$$= \text{overdrive voltage}$$

$$= v_{GS} - v_{T}$$

$$= \text{excess gate voltage}$$

$$= \text{overdrive voltage}$$

$$= v_{GS} - v_{T}$$

2. Linear region:

- When a +V_{DS} is applied, current I_{DS} starts flowing.
- Now voltage along the channel varies linearly with distance 'x' from source due to IR drop with an average value = V_{DS}/2
- Now the net voltage across gate and channel is,

$$V = (V_{GS} - V_T) - V_{DS}/2$$

$$+V_{GS}$$

$$+V_{GS}$$


$$+V_{GS}$$

$$+V_{GS}$$

$$+V_{GS}$$


$$+V_{GS}$$

MOSFET Structure



2. Linear region:

$$I_{ds} = -I_{sd} = \frac{\mu V_{ds} Q_c}{L^2}$$



$$Q_{c} = C V$$

$$= \frac{\varepsilon_{ox}WL}{t_{ox}} \left[(V_{GS} - V_{T}) - \frac{V_{DS}}{2} \right]$$


$$\begin{split} &C = \epsilon_{ox} \text{ A/d} \\ &C = \epsilon_{ox} \text{ WL/t}_{ox} \\ &V = (V_{GS} - V_T) - V_{DS}/2 \end{split}$$

$$I_{\text{DS}} = \frac{\mu_n V_{DS}}{L^2} \times \frac{\varepsilon_{\text{ox}} WL}{t_{ox}} \left[(V_{GS} - V_T) - \frac{V_{DS}}{2} \right]$$


$$C_{\rm ox} = \frac{\varepsilon_{ox}}{t_{ox}}$$

$$I_{DS} = \mu_n C_{ox} \frac{W}{L} [(V_{GS} - V_T) V_{DS} - V_{DS}^2/2]$$

2. Linear region:



Say, $V_{GS} = 2V$, $V_{T} = 0.5V \Longrightarrow (V_{GS} - V_{T}) = 1.5V$ If $V_{DS} = 1V$ then...




3. Saturation region:

$$V_{GS} >= V_T$$
; $V_{DS} >= (V_{GS}-V_T)$
 $I_{DS} = \frac{1}{2} \mu_n C_{ox} W/L(V_{GS}-V_T)^2$
 $S = \frac{1}{2} \mu_n C_{ox} W/L(V_{GS}-V_T)^2$
 $S = \frac{1}{2} \mu_n C_{ox} W/L(V_{GS}-V_T)^2$

Channel Pinch-off

V-I Characteristics



MOSFET Modes

- Enhancement Mode MOSFET
- Depletion Mode MOSFET



Secondary effects

- 1. Body Effect
- 2. Channel length Modulation
- 3. Mobility Variation
- 4. Drain Punchthrough
- 5. Impact Ionization


1. Body Effect

$$V_T = V_{T0} + \gamma [(2\Phi_b + |V_{SB}|)^{1/2} - (2\Phi_b)^{1/2}]$$

Where, $\gamma = (t_{ox}/\epsilon_{ox})(2q \epsilon_{Si}N_A)^{1/2}$

 $\Phi_b = kT/q \ln(N_A/N_i);$

N_i – carrier concentration in intrinsic silicon.



No body effect


M2 has body effect

2. Channel-length Modulation

Since channel pinch-off takes place in saturation region, $L_{eff} = (L-x)$

$$\therefore I_{DS} = \frac{1}{2} \mu_n C_{ox} W/L(V_{GS} - V_T)^2 (1 + \lambda V_{DS}),$$

where λ is the channel-length modulation factor = $1/L_{eff} \partial x/\partial V_{DS}$



3. Mobility Variation

$$I_{DS} = \frac{1}{2} \mu_n C_{ox} W/L(V_{GS}-V_T)^2(1+\lambda V_{DS})$$


Mobility varies with the type of charge carrier

Mobility decreases with increasing doping conc.

Mobility decreases with increasing temperature

4. Drain Punchthrough

When the drain is at a high enough voltage w.r.t. the source, the depletion region around the drain may extend to the source, thus causing current to flow irrespective of the gate voltage (i.e., even if it is zero). This is known as arain punchthrough.



 Punch through in a MOSFET is an extreme case of channel length modulation where the depletion layers around the drain and source regions merge into a single depletion region.

5. Impact Ionization

"Hot" electrons impacting the drain, dislodging holes that are then swept toward the negatively charged substrate and appear as a substrate current. This is known as **impact ionization**.

These hot electrons can penetrate even the gate oxide, causing a gate current. Eventually this can lead to degradation of MOS device parameters (V_T, subthreshold current, transconductance), which in turn can lead to the failure of circuits.

References:

- Weste, Eshraghian, Principles of CMOS VLSI Design, Addison-Wesley, 2nd Edition.
- 2. Pucknell, Eshraghian, *Basic VLSI Design*, Prentice Hall of India Third Edition.