



MANIPAL

ACADEMY of HIGHER EDUCATION

(Institution of Eminence Deemed to be University)

MANIPAL SCHOOL OF INFORMATION SCIENCES

(A Constituent unit of MAHE, Manipal)

ASSIGNMENT – 1

DIGITAL SYSTEMS AND VLSI DESIGN LAB

Reg. Number	Name	Branch
241038005	Chaitanya S Rao	VLSI

Submitted to

Dr Prashanth Kumar Shetty

Professor,

Manipal School of Information Sciences,
MAHE, MANIPAL

11/11/2024



MANIPAL SCHOOL OF INFORMATION SCIENCES

MANIPAL

(A constituent unit of MAHE, Manipal)

Questions:


- 1 Design a 2:1 MUX using transmission gates.
- 2 Design a 4:1 MUX making use of the symbols of 2:1_{SEP} MUX designed above.
- 3 Simulate the behaviour of this design.

Draw the layout for the above design and verify its correctness by spice extraction, LVS, RC extraction and simulation.


SOLUTION:

1. 2:1 MUX

SCHEMATIC:




SYMBOL:




WAVEFORM:






LAYOUT:






RC extraction:









2. 4:1 MUX

SCHEMATIC:



Test circuit:

WAVEFORM:**LAYOUT:**



RC extraction:

