```
`timescale 1ns/1ps
module alu_tb;
reg[3:0] A,B;
reg[7:0]ALU_sel;
wire[7:0]ALU_out;
wire Carryout;
integer i;
alu test_unit(A,B,ALU_sel,ALU_out,Carryout
);
initial begin
$dumpfile("alu.vcd");
$dumpvars(1,alu_tb);
A=8'h05;
B=8'h02;
ALU_sel-4'h0;
for(i=0;i<4;i=i+1)
begin
ALU_sel-ALU_sel+8'h01;
#10;
end;
A=8 'hFF;
B=8'h00;
end
endmodule
```



