
## write a Verilog program for Full adder



```
input a, b, c, S, Cout);

input a, b, c;

output S, Cout;

assign S = a 1 b1 c;

assign Cout = a & 1 b & 1 c & a;

end module
```