


Write a Verilog program for Full adder



```

module FA (a, b, c, S, Count);
    input a, b, c;
    output S, Count;

    assign S = a ^ b ^ c;
    assign Count = a & b | b & c | c & a;
endmodule
  
```

```

module FA_Test;
    reg a, b, c;
    wire S, Count;

    FA mo (a, b, c, S, Count);

    initial
    begin
        a = 0; b = 0; c = 0;
        #10 a = 0; b = 0; c = 1;
        #10 a = 0; b = 1; c = 0;
        #10 a = 0; b = 1; c = 1;

        end

    initial #30 $stop;
endmodule
  
```