
a) The output equation Y with the helper variables is given by:

$$Y = A + C$$


$$= \varkappa_1 \cdot \varkappa_2 + \overline{\varkappa}_1 \cdot \varkappa_0$$

b) The critical path adjuning each gate has the same unit delay regardless of load and gate type is enpressed | defined as.

U-1 -> U-2 -> U-3



d) The problems in the circuit can be fixed by adding two butter between gate and u-o and or u-3. Each butter should have unit delay



thing diagram is shown below