پیشگزارش آزمایش هشتم مدارهای منطقی چمران معینی + محمد مهدی

module Arithmetic Unit (in put [1:0] as in put [1:0] b,
output [3:0] multiply, output [3:0] add);

assign multiply = a *b;
assign add = a +b;

end module

module LogicUnit (input[1:0]a, input[1:0]b, output [3:0]a-nand-b, output [3:0] not-a); assign[a-nand-b[1], a-nand-b[0]]= \sim (a $\$ b); assign [not-a[1], not-a[0]]= \sim a; assing [not-a[3], not-a[2], not-b[3], not-b[2]]=0; end module*

module MUX (04+p4+(3:0) y, inp4+(3:0) w3, inp4+(3:0) w2, inp4+(3:0) w1, inp4+(3:0) cv0, inp4+(1:0)s);

> assign y = (S[i] & S[0] & W3: (S[i] & ~S[0] & W2: (~S[i] & S[0] & W1: (~S[i] & ~S[0] & W0;

end module