

**Department of Electronic and Telecommunication
Engineering**

University of Moratuwa

EN3021 – Digital System Design



**RISC-V Pipelined Processor
Report**

Team Leftovers


Gunawardena M.N.	200201V
Kavinda W.M.C.	200301D
Kishokkumar R.	200306X

31st of December 2023

Design

This is an extension to the non-pipelined RISC V processor that was designed for the individual project. Here, we have designed a 5-stage pipelined RISC V processor with basic support against data and control hazards.

Given below is a diagram with the proposed microarchitecture.



Design decisions

Hazard detection unit

To prevent true data dependencies that occur during RAW, we have implemented control logic for data forwarding.


However, since stalling cannot be completely eliminated, we have implemented control logic for stalling as well.

Branch Prediction

Initially, we tried using a 2-bit branch predictor, but we could not successfully integrate it with the rest of the design. Therefore, we have used static branch prediction, and we assume branches will not be taken. We have implemented flush control logic to flush the pipeline in the case of a taken branch.

Implementation

Netlist



Resource Utilization

1. Slice Logic

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	1532	0	17600	8.70
LUT as Logic	1532	0	17600	8.70
LUT as Memory	0	0	6000	0.00
Slice Registers	1742	0	35200	4.95
Register as Flip Flop	1598	0	35200	4.54
Register as Latch	144	0	35200	0.41
F7 Muxes	416	0	8800	4.73
F8 Muxes	64	0	4400	1.45

1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	-	-	-
0	-	-	Set
0	-	-	Reset
0	-	Set	-
0	-	Reset	-
0	Yes	-	-
0	Yes	-	Set
158	Yes	-	Reset
0	Yes	Set	-
1584	Yes	Reset	-

2. Memory

Site Type	Used	Fixed	Available	Util%
Block RAM Tile	0	0	60	0.00
RAMB36/FIFO*	0	0	60	0.00
RAMB18	0	0	120	0.00

3. DSP

Site Type	Used	Fixed	Available	Util%
DSPs	0	0	80	0.00

4. IO and GT Specific

Site Type	Used	Fixed	Available	Util%
Bonded IOB	132	0	100	132.00
Bonded IPADs	0	0	2	0.00
Bonded IOPADs	0	0	130	0.00
PHY_CONTROL	0	0	2	0.00
PHASER_REF	0	0	2	0.00
OUT_FIFO	0	0	8	0.00
IN_FIFO	0	0	8	0.00
IDELAYCTRL	0	0	2	0.00
IBUFDS	0	0	96	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	8	0.00
PHASER_IN/PHASER_IN_PHY	0	0	8	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	100	0.00
ILOGIC	0	0	100	0.00
OLOGIC	0	0	100	0.00

5. Clocking

Site Type	Used	Fixed	Available	Util%
BUFGCTRL	3	0	32	9.38
BUFIO	0	0	8	0.00
MMCME2_ADV	0	0	2	0.00
PLLE2_ADV	0	0	2	0.00
BUFMRCE	0	0	4	0.00
BUFHCE	0	0	48	0.00
BUFR	0	0	8	0.00

6. Specific Feature

Site Type	Used	Fixed	Available	Util%
BSCANE2	0	0	4	0.00
CAPTUREE2	0	0	1	0.00
DNA_PORT	0	0	1	0.00
EFUSE_USR	0	0	1	0.00
FRAME_ECCE2	0	0	1	0.00
ICAPE2	0	0	2	0.00
STARTUPE2	0	0	1	0.00
XADC	0	0	1	0.00

7. Primitives

Ref Name	Used	Functional Category
FDRE	1584	Flop & Latch
LUT6	1214	LUT
MUXF7	416	MuxFx
LUT5	184	LUT
LUT3	148	LUT
LDCE	144	Flop & Latch
OBUF	130	IO
LUT4	81	LUT
MUXF8	64	MuxFx
LUT2	38	LUT
CARRY4	25	CarryLogic
FDCE	14	Flop & Latch
BUFG	3	Clock
LUT1	2	LUT
IBUF	2	IO

Contribution

Gunawardena M.N. 200201V	Data Hazards (Hazard detection, Forwarding, Flushing)
Kavinda W.M.C. 200301D	Pipeline Registers (IFID, IDEX, EXMEM, MEMWB)
Kishokkumar R. 200306X	Branch Prediction