

EE3205 - Digital System Design

MINI PROJECT

GROUP MEMBERS - 19/ENG/024

19/ENG/058

19/ENG/074

19/ENG/119

SELECTION SORT ALGORITHM FOR MEMORY WRITING

1.Introduction

Selection sort is a basic sorting algorithm that works by repeatedly selecting the smallest element from the unsorted portion of an array and placing it at the beginning of a sorted portion. The algorithm starts by assuming the first element of the array as the smallest, then compares it with the rest of the elements of the array. If it finds a smaller element, it swaps the smallest element with the element that is smaller. This process is repeated for all the remaining unsorted elements of the array until the entire array is sorted. The algorithm has a time complexity of $O(n^2)$ which makes it less efficient for larger arrays compared to other sorting algorithms like quicksort and merge sort.

Visualizing the selection sort algorithm,

original array,

15	30	25	10	35	20	45	40
----	----	----	----	----	----	----	----

Find minimum value,

15	30	25	10	35	20	45	40
----	----	----	----	----	----	----	----

Swap with current position,

10	30	25	15	35	20	45	40
----	----	----	----	----	----	----	----

Move to next,

10	30	25	15	35	20	45	40
----	----	----	----	----	----	----	----

In our project, we are utilizing the selection sort algorithm for memory management. We are doing this by taking multiple files and their sizes into consideration. Then, we use the selection sort algorithm to sort the files in ascending order. Once the sorting is done, the files can be saved to the drive in their sorted order.



Figure 1: getting size of any file as input

Selection sort algorithm is implemented to sort six (6) 16bit integers, such as $a_0, a_1, a_2, a_3, a_4, a_5$ and produce the output, $b_0, b_1, b_2, b_3, b_4, b_5$ which is sorted in ascending order. The pin diagram for the module is as figure 2. Once start pin become logic-1 the operation begins and once the sorting is completed, ready pin become logic-1.




Figure 2: Pin diagram

2.Development of ASMD

- Step 1: Pseudo code

output = b0,b1,b2,b3,b4,b5

input = a0,a1,a2,a3,a4,a5

while (1)

if (start)

temp_i=1

hold_a[1] = a0

hold_a[2] = a1

hold_a[3] = a2

hold_a[4] = a3

hold_a[5] = a4

hold_a[6] = a5

temp_min=1

while (temp_i < 7)

temp_j= temp_i

while (temp_j < 7)

if hold_a (temp_i) >= hold_a (temp_j)

temp_min =hold_a(temp_j)

temp_index= temp_j

end

temp_j=tempj+1

end

hold_a (temp_index)=hold_a (temp_i)

hold_a (temp_i)= temp_min

temp_i=temp_i+1

end

b0 = hold_a[1]

b1 = hold_a[2]

```

        b2 = hold_a[3]
        b3 = hold_a[4]
        b4 = hold_a[5]
        b5 = hold_a[6]
        valid=1
    end
end

```

- **Step 2: register transfer operations**

output \leftarrow b0,b1,b2,b3,b4,b5

input \leftarrow a0,a1,a2,a3,a4,a5

while (1)

if (start)

 temp_i \leftarrow 1

 hold_a[1] \leftarrow a0

 hold_a[2] \leftarrow a1

 hold_a[3] \leftarrow a2

 hold_a[4] \leftarrow a3

 hold_a[5] \leftarrow a4

 hold_a[6] \leftarrow a5

 temp_min \leftarrow 1

while (temp_i < 7)

 temp_j \leftarrow temp_i

while (temp_j < 7)

if hold_a (temp_i) >= hold_a (temp_j)

 temp_min \leftarrow hold_a(temp_j)


 temp_index \leftarrow temp_j

end


 temp_j \leftarrow tempj+1

```
        end
        hold_a (temp_index) ← hold_a (temp_i)
        hold_a (temp_i) ← temp_min
        temp_i ← temp_i + 1
    end
    b0 ← hold_a[1]
    b1 ← hold_a[2]
    b2 ← hold_a[3]
    b3 ← hold_a[4]
    b4 ← hold_a[5]
    b5 ← hold_a[6]
    valid ← 1
end
end
```

- Step 3: Flow chart



- Step 4: ASMD



3. Development of Testbed

For the selection sorting module and the test bench, Xilinx Vivado webpack is used with Verilog as the hardware description language (HDL). HDL model hierarchy is in figure 3.




Figure 3: HDL model hierarchy

The codes for Control unit, Data path unit, Selection sort and testbed implementations are as follows.

- Designing of the Control Unit of Selection sort algorithm

```
Project Summary | Selection_Sort.v | Control_Unit.v | Data_Path_Unit.v | Test_Bed.v |
D:\Academic Studies\2022_8th Sem\EE3205 Digital System Design\Verilog\SelectionSort2AfterError\SelectionSort2AfterError\srcs\1new\Control_Unit.v

1 module Control_Unit (input reset, start, clock, compare_1, compare_2, compare_3,
2     output reg load_a_1,
3     output reg set_b_1,
4     output reg update_a_1,
5     output reg increment_temp_3,
6     output reg update_a_3,
7     output reg set_b_3);
8
9     reg [4:0] current_state, next_state;
10
11     // DEFINE STATES
12     parameter s_idle = 4'b0000,
13         s_1 = 4'b0001,
14         s_while1 = 4'b0010,
15         s_2 = 4'b0011,
16         s_3 = 4'b0100,
17         s_while2 = 4'b0101,
18         s_4 = 4'b0110,
19         s_5 = 4'b0111,
20         s_6 = 4'b1000;
21
22     always @(posedge clock, negedge reset)
23     begin
24         if (reset == 0) current_state <= s_idle;
25         else current_state <= next_state;
26     end
27
28     always @(current_state)
29     begin
30         load_a_1 <= 0;
31         set_b_1 <= 0;
32         set_1 <= 0;
33         update_a_1 <= 0;
34         increment_temp_3 <= 0;
35         update_a_3 <= 0;
36
37         case (current_state)
38             s_1: load_a_1 <= 1;
39             s_2: set_b_1 <= 1;
40             s_3: set_1 <= 1;
41             s_4: update_a_3 <= 1;
42             s_5: update_a_1 <= 1;
43             s_6: increment_temp_3 <= 1;
44         endcase
45     end
```

```

46 :
47 : // STATE CHANGING
48 : always @ (current_state , start , compare_i , compare_j , compare_a )
49 : begin
50 :     case (current_state)
51 :     s_idle : if (start == 1) next_state <= s_1 ; else next_state <= s_idle ;
52 :     s_1 : next_state <= s_while1 ;
53 :     s_while1 : if (compare_i == 1) next_state <= s_3 ; else next_state <= s_2 ;
54 :     s_2 : next_state <= s_idle ;
55 :     s_3 : next_state <= s_while2 ;
56 :     s_while2 : if (compare_j == 1) begin
57 :         if (compare_a == 1) next_state <= s_5 ;
58 :         else next_state <= s_6 ;
59 :     end
60 :     else next_state <= s_4 ;
61 :
62 :     s_4 : next_state <= s_while1 ;
63 :     s_5 : next_state <= s_6 ;
64 :     s_6 : next_state <= s_while2 ;
65 : endcase
66 : end
67 :
68 : endmodule
69 :


```

In the control unit, first define inputs and outputs of Control Unit.

Then, initialize all states (s_1, s_2....) recognized in ASMD in binary format.

Finally, by looking at ASMD, define how states are changed based on current state. Based on current state next state will be determined.

- Designing of the Data Path Unit of Selection sort algorithm



```

Project Summary | Selection_Sort.v | Control_Unit.v | Data_Path_Unit.v | Test_Bed.v
D:\Academic Studies\2022_6th Sem\EE3205 Digital System Design\Verilog\SelectionSort2AfterError\SelectionSort2AfterError.srcs\sources_1\newData_Path_Unit.v

1 module Data_Path_Unit (
2     output reg compare_i , reg compare_j , reg compare_a ,
3     output reg [15:0] b0 , b1 , b2 , b3 , b4 , b5 ,
4     output reg valid ,
5     input clock , reset , load_a_i , set_i , update_a_i , increment_temp_j , update_a_j , set_b ,
6     input wire [15:0] a0 , a1 , a2 , a3 , a4 , a5 ) ;
7
8     integer temp_i , temp_j , temp_index ;
9     reg [15:0] hold_a [1:6] ;
10    reg [15:0] temp_min ;
11
12    // GENERATE COMPARE SIGNALS
13    always @ (temp_i , temp_j )
14    begin
15        if (temp_i < 7) compare_i <= 1 ; else compare_i <= 0 ;
16        if (temp_j < 7) compare_j <= 1 ; else compare_j <= 0 ;
17        if (hold_a[temp_i] >= hold_a[temp_j]) compare_a <= 1 ; else compare_a <= 0 ;
18    end
19
20    always @ (posedge clock , negedge reset)
21    begin
22        if (reset) begin
23            if (load_a_i) begin
24                temp_i = 1 ;
25                temp_min = 1 ;
26                hold_a[1] <= a0 ;
27
28                hold_a[2] <= a1 ;
29                hold_a[3] <= a2 ;
30                hold_a[4] <= a3 ;
31                hold_a[5] <= a4 ;
32                hold_a[6] <= a5 ;
33            end
34
35            if (set_i) begin
36                temp_j = temp_i ;
37            end
38
39            if (update_a_i) begin
40                temp_min <= hold_a[temp_j] ;
41                temp_index <= temp_j ;
42            end
43
44            if (increment_temp_j) temp_j <= temp_j + 1 ;
45
46            if (update_a_j) begin
47                hold_a[temp_index] <= hold_a[temp_i] ;
48                hold_a[temp_i] <= temp_min ;
49                temp_i <= temp_i + 1 ;
50            end
51        end
52    end

```

```

51 if (set_b)begin
52     b0 <= hold_a[1] ;
53     b1 <= hold_a[2] ;
54     b2 <= hold_a[3] ;
55     b3 <= hold_a[4] ;
56     b4 <= hold_a[5] ;
57     b5 <= hold_a[6] ;
58     valid <= 1 ;
59
60 end
61 end
62
63 else begin
64     temp_j = 0 ;
65     temp_i = 0 ;
66     temp_index = 0 ;
67     valid <= 0 ;
68     b0 <= 0 ;
69     b1 <= 0 ;
70     b2 <= 0 ;
71     b3 <= 0 ;
72     b4 <= 0 ;
73     b5 <= 0 ;
74 end
75 end
76 endmodule

```

In the Data Path Unit also, first define inputs and outputs.

Next, generates compare signals.

Afterthat, define all the operations that need to be executed when the control signal is issue.

- Designing of the Selection sort algorithm

```

Project Summary x Selection_Sort.v x Control_Unit.v x Data_Path_Unit.v x Test_Bed.v x
D:\Academic Studies\2022_6th Sem\EE3205 Digital System Design\Verilog\SelectionSort2AfterError\SelectionSort2AfterError.srcs\srcs_1\new\Selection_Sort.v

1 timescale 1ns / 1ps
2
3 module Selection_Sort(
4     input clock, reset, start,
5     input [15:0] a0, a1, a2, a3, a4, a5,
6     output [15:0] b0, b1, b2, b3, b4, b5,
7     output valid
8 );
9
10 wire compare_i, compare_j, compare_a,
11     load_a_i, set_i, update_a_i, increment_temp_j, update_a_j, set_b ;
12
13 Control_Unit CU ( .reset(reset), .start(start), .clock(clock), .compare_i(compare_i),
14     .compare_j(compare_j), .compare_a(compare_a), .load_a_i(load_a_i), .set_i(set_i),
15     .update_a_i(update_a_i), .increment_temp_j(increment_temp_j), .update_a_j(update_a_j),
16     .set_b(set_b)
17 );
18
19 Data_Path_Unit DU (
20     .reset(reset), .clock(clock), .b0(b0), .b1(b1), .b2(b2), .b3(b3), .b4(b4), .b5(b5),
21     .compare_i(compare_i), .compare_j(compare_j), .compare_a(compare_a), .load_a_i(load_a_i), .set_i(set_i),
22     .update_a_i(update_a_i), .increment_temp_j(increment_temp_j), .update_a_j(update_a_j),
23     .set_b(set_b), .a0(a0), .a1(a1), .a2(a2), .a3(a3), .a4(a4), .a5(a5)
24 );
25
26 endmodule

```

In selection sort, instances of Control Unit and Data Path Unit are created. Instance created for Control Unit is CU and instance created for Data Path Unit is DU.

- Designing of the TestBed of Selection sort algorithm

```

1  `timescale 1ns / 1ps
2
3  module Test_Bed();
4
5      reg clock ; reg reset ; reg start ;
6      reg [15:0] a0 , a1 , a2 , a3 , a4 , a5 ;
7      wire [15:0] b0 , b1 , b2 , b3 , b4 , b5 ;
8      wire valid ;
9
10     always #1.5 clock =~ clock ;
11     initial
12     begin
13         clock = 0 ;
14         reset = 0 ;
15         start = 0 ;
16         #50 reset = 1 ;
17         #50 start = 1 ;
18     end
19
20     initial
21     begin
22         a0 <= 10 ;
23         a1 <= 10 ;
24         a2 <= 2 ;
25         a3 <= 110 ;
26         a4 <= 85 ;
27         a5 <= 240 ;
28     end
29
30     initial #500000 $finish ;
31
32     Selection_Sort SS(
33         .reset(reset) , .start(start) , .clock(clock) ,
34         .a0(a0) , .a1(a1) , .a2(a2) , .a3(a3) , .a4(a4) , .a5(a5) ,
35         .b0(b0) , .b1(b1) , .b2(b2) , .b3(b3) , .b4(b4) , .b5(b5) ,
36         .valid(valid)
37     );
38
39

```

Start and reset clock signal are generated here.

Inputs for the sort are given as a initial block. (ex: a0 <= 10;)

Finally create instance of Selection Sort as SS.

4. Results


Finally, the six 16bits input integers could be sorted in ascending order from this implementation and the obtained results are given below.

Simulation results

a. For different inputs

Inputs: 25, 10, 2, 110, 240, 85


Output: 2, 10, 25, 85, 110, 240



b. For same inputs

Inputs: 10, 10, 2, 110, 240, 85

Output: 2, 10, 10, 85, 110, 240



Schematic diagram

