

GROUP MEMBERS - 19/ENG/024

19/ENG/058

19/ENG/074

19/ENG/119

# **SELECTION SORT ALGORITHM FOR MEMORY WRITING**

### 1.Introduction

Selection sort is a basic sorting algorithm that works by repeatedly selecting the smallest element from the unsorted portion of an array and placing it at the beginning of a sorted portion. The algorithm starts by assuming the first element of the array as the smallest, then compares it with the rest of the elements of the array. If it finds a smaller element, it swaps the smallest element with the element that is smaller. This process is repeated for all the remaining unsorted elements of the array until the entire array is sorted. The algorithm has a time complexity of  $O(n^2)$  which makes it less efficient for larger arrays compared to other sorting algorithms like quicksort and merge sort.

Visualizing the selection sort algorithm,

original array,

15	30	25	10	35	20	45	40
----	----	----	----	----	----	----	----

Find minimum value,



Swap with current position,

10	30	25	15	35	20	45	40

Move to next,

10 30	25	15	35	20	45	40
-------	----	----	----	----	----	----

In our project, we are utilizing the selection sort algorithm for memory management. We are doing this by taking multiple files and their sizes into consideration. Then, we use the selection sort algorithm to sort the files in ascending order. Once the sorting is done, the files can be saved to the drive in their sorted order.



Figure 1: getting size of any file as input

Selection sort algorithm is implemented to sort six (6) 16bit integers, such as a0, a1, a2, a3, a4, a5 and produce the output, b0, b1, b2, b3, b4, b5 which is sorted in ascending order. The pin diagram for the module is as figure 2. Once start pin become logic-1 the operation begins and once the sorting is completed, ready pin become logic-1.





Figure 2: Pin diagram

# 2.Development of ASMD


```
Step 1: Pseudo code
output = b0,b1,b2,b3,b4,b5
input = a0,a1,a2,a3,a4,a5
while (1)
      if (start)
             temp_i=1
             hold_a[1] = a0
             hold_a[2] = a1
             hold_a[3] = a2
             hold_a[4] = a3
             hold_a[5] = a4
             hold a[6] = a5
             temp_min=1
             while (temp i < 7)
                    temp_j= temp_i
                    while (temp_j < 7)
                          if hold_a (temp_i) >= hold_a (temp_j)
                                 temp_min =hold_a(temp_j)
                                 temp_index= temp_j
                          end
                           temp_j=tempj+1
                    end
                    hold_a (temp_index)=hold_a (temp_i)
                    hold_a (temp_i)= temp_min
                    temp_i=temp_i+1
             end
             b0 = hold_a[1]
             b1 = hold_a[2]
```

```
b2 = hold_a[3]
               b3 = hold a[4]
               b4 = hold_a[5]
               b5 = hold_a[6]
               valid=1
       end
end
   Step 2: register transfer operations
output \leftarrow b0,b1,b2,b3,b4,b5
input \leftarrow a0,a1,a2,a3,a4,a5
while (1)
       if (start)
               temp_i←1
               hold_a[1] \leftarrow a0
               hold_a[2] \leftarrow a1
               hold_a[3] \leftarrow a2
               hold_a[4] \leftarrow a3
               hold_a[5] \leftarrow a4
               hold a[6] \leftarrow a5
               temp min←1
               while (temp_i < 7)
                       temp_j← temp_i
                       while (temp_j < 7)
                              if hold_a (temp_i) >= hold_a (temp_j)
                                      temp_min ←hold_a(temp_j)
                                      temp_index← temp_j
                               end
                              temp_j←tempj+1
```

```
end
hold_a \ (temp\_index) \leftarrow hold_a \ (temp\_i)
hold_a \ (temp\_i) \leftarrow temp\_min
temp\_i \leftarrow temp\_i + 1
end
b0 \leftarrow hold\_a[1]
b1 \leftarrow hold\_a[2]
b2 \leftarrow hold\_a[3]
b3 \leftarrow hold\_a[4]
b4 \leftarrow hold\_a[5]
b5 \leftarrow hold\_a[6]
valid \leftarrow 1
end
```



# • Step 4: ASMD



# 3. Development of Testbed

For the selection sorting module and the test bench, Xilinx Vivado webpack is used with Verilog as the hardware description language (HDL). HDL model hierarchy is in figure 3.




Figure 3: HDL model hierarchy

The codes for Control unit, Data path unit, Selection sort and testbed implementations are as follows.

• Designing of the Control Unit of Selection sort algorithm

```
46:
47: // STATE CHANGING
48 | always 8 (current_state , start , compare_i , compare_a )
48 | begin
50 | case (current_state)
51: | s_jidle : if (start = 1) next_state <= s_l : else next_state <= s_diel;
52: | s_j : next_state <= s_diel;
53: | s_jwhilel : if (compare_i == 1) next_state <= s_2 :
55: | s_j : next_state <= s_diel;
56: | s_j : next_state <= s_diel;
57: | s_j : next_state <= s_diel;
58: | s_j : next_state <= s_diel;
59: | denote the state <= s_diel;
60: | denote the state <= s_diel;
61: | s_j : next_state <= s_diel;
62: | s_j : next_state <= s_diel;
63: | s_j : next_state <= s_diel;
64: | s_j : next_state <= s_diel;
65: | endocase
66: | endocase
66: | endocase
66: | endocase
68: | endocase
69: | endocase
69: | endocase
69: | endocase
60: | endocase
61: | endocase
62: | endocase
63: | endocase
64: | endocase
65: | endocase
65: | endocase
66: | endocase
66: | endocase
66: | endocase
66: | endocase
67: | endocase
68: | endocase
69: | endocase
69: | endocase
60: | endocase
60:
```

In the control unit, first define inputs and outputs of Control Unit.

Then, initialize all states (s\_1, s\_2....) recognized in ASMD in binary format.

Finally, by looking at ASMD, define how states are changed based on current state. Based on current state next state will be determined.

Designing of the Data Path Unit of Selection sort algorithm

```
Project Summary x | Selection_Sort.v x | Control_Unit.v x | Data_Path_Unit.v x | Test_Bed.v x |
   D./A cadamic\ Studies/2022\_6 th\ Sem/EE3205\ Digital\ System\ Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path\_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog/SelectionSort2AfterError.srcs/sources\_1/new/Data_Path_Unit.verilog
     Ф
       1 - module Data Path Unit (
                                                 dule Data_Path_Unit (
output reg compare_i, reg compare_j, reg compare_a,
output reg [15:0] b0 , b1 , b2 , b3 , b4 , b5 ,
output reg valid ,
input clock, reset , load_ai ,set_i , update_ai , increment_temp_j , update_aj , set_b ,
input lock, reset , load_ai ,set_i , update_ai , increment_temp_j , update_aj , set_b ,
input wire [15:0] a0 , a1 , a2 , a3 , a4 , a5 );
                      integer temp_i , temp_j , temp_index ;
reg [15:0] hold_a[1:6] ;
reg [15:0] temp_min ;
                                    // GENERATE COMPARE SIGNALS
     13 
always @ (temp_i , temp_j )
   14 Up Degin
15    if (temp_i < 7) compare_i <= 1; else compare_i <= 0;
16    if (temp_j < 7) compare_j <= 1; else compare_j <= 0;
17    if (hold_a(temp_i) >= hold_a(temp_j)) compare_a <= 1; else compare_a <= 0;
18    in    
 hold_a[1] <= a0 ;
                                                           hold_a[2] <= al;
hold_a[3] <= a2;
hold_a[4] <= a3;
hold_a[5] <= a4;
hold_a[6] <= a5;
end
if (set_i) begin
    temp_j = temp_i ;
end
                                                               if (update_a_i) begin
  temp_min <= hold_a[temp_j] ;
  temp_index <= temp_j ;
end</pre>
                                                                  if (increment_temp_j) temp_j <= temp_j +1 ;
                                                                  if (update_a_j) begin
   hold_a[temp_index] <= hold_a[temp_i] ;
   hold_a[temp_i] <= temp_min ;
   temp_i <= temp_i +1 ;</pre>
```

In the Data Path Unit aloso, first define inputs and outputs.

Next, generates compare signals.

Afterthat, define all the operations that need to be excecuted when the cintrol signal is issue.

• Designing of the Selection sort algorithm

In selection sort, instances of Control Unit and Data Path Unit are created. Instance created for Contol Unit is CU and instance created for Data Path Unit is DU.

• Designing of the TestBed of Selection sort algorithm

```
Project Summary x Selection_Sort.v x Control_Unit.v x Data_Path_Unit.v x Test_Bed.v x
                                                                                                                                                                                                                                              ? 🗗 🖰
  D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sim_1/new/Test_Bed.v
  \mathbf{Q} \mid \exists \exists \mid \leftarrow \mid \rightarrow \mid \mathbf{X} \mid \blacksquare \mid \blacksquare \mid \mathbf{X} \mid \mathbf{//} \mid \blacksquare \mid \mathbf{\Omega}
                                                                                                                                                                                                                                                      Ф
          `timescale lns / lps
   3   module Test_Bed();
  reg clock; reg reset; reg start;
reg [15:0] a0 , a1 , a2 , a3 , a4 , a5;
vire [15:0] b0 , b1 , b2 , b3 , b4 , b5;
wire valid;
 10 | always #1.5 clock =~ clock ;
11 | initial
 12  begin
13  clock = 0 ;
                reset = 0 ;
start = 0 ;
15 :
16 :
17 :
18 \stackrel{\frown}{=} end
                #50 reset = 1 ;
#50 start = 1 ;
                 initial
begin
a0 <= 10 ;
a1 <= 10 ;
                reset(reset) , .start(start) , .clock(clock) , .a0(a0) , .a1(a1) , .a2(a2) , .a3(a3) , .a4(a4) , .a5(a5) , .b0(b0) , .b1(b1) , .b2(b2) , .b3(b3) , .b4(b4) , .b5(b5) ,
 37
38
39
                 .valid(valid)
```

Start and reset clock signal are generated here.

Inputs for the sort are given as a initial block. (ex: a0 <= 10; ....)

Finally create instance of Selection Sort as SS.


### 4. Results

Finally, the six 16bits input integers could be sorted in ascending order from this implementation and the obtained results are given below.

### **Simulation results**


## a. For different inputs

Inputs: 25, 10, 2, 110, 240, 85 Output: 2, 10,25,85,110,240



## b. For same inputs

Inputs: 10, 10, 2, 110, 240, 85 Output: 2, 10,10,85,110,240



# Schematic diagram

