```
/*
1
     * Aaron Chan
     * ECE 373 (Spring 2017)
4
     * Assignment #6
5
     * In assignment #4, we initialized a PCI driver
     * to blink the LEDs on the Atom Box using a timer
     * and adding ways to customize a blink rate to change
8
     * the speed that it blinks.
9
10
     * In this assignment, we will make the following changes:
11
12
       - small set of legacy descriptors for the receive queue (16 descriptors)
          with buffers allocated to 2048 bytes
13
14
        - control mechanism for keeping track of HEAD and TAIL of receive queue
15
        - interrupt handler, tied to legacy interrupt source
        - workqueue thread to handle deferred processing from interrupt
16
        - confgiure code to put chip into promiscuous mode, and force link up at 1 Gb
17
        - Update read() system call to return 16-bit unsigned int, lower 8 bits being
18
          value received from receive queue TAIL, upper 8 bits being value from the HEAD.
2.0
21
        As suggested, this assignment is done with MSI instead of Legacy descriptors.
22
23
    #include <linux/module.h>
2.4
    #include <linux/types.h>
25
26
   #include <linux/kdev t.h>
   #include <linux/fs.h>
2.7
   #include <linux/cdev.h>
   #include <linux/slab.h>
29
    #include <linux/uaccess.h>
   #include <linux/pci.h>
31
   #include <linux/timer.h>
   #include <linux/delay.h>
33
   #include <linux/workqueue.h>
    #include <linux/interrupt.h>
3.5
36
37
   // ======= MACROS ==========
    #define DEVCNT 5
38
    #define DEVNAME "hw6 pci_interrupts"
39
    #define DEV NODE NAME "hw6 interrupts"
40
41
    // Device Info for Intel 82583v
42
43
    #define VENDOR ID 0x8086
44
    #define DEVICE ID 0x150c
45
    #define LED REG 0x00E00
                                // LED control register offset
46
    #define LED ON 0x4E4E0F
                                //Green LEDs on value
47
48
    #define LED OFF 0x0F0F0F
                                //All LEDs off value
49
   // Chicken Bit necessities
50
   #define GCR 0x5B00 // 3GIO Control Reg
51
   #define GCR2 0x5B64 // 3GPIO Control Reg 2
52
   #define MDIC 0x0020 // MDI Control Reg
53
   #define STATUS 0x08
55
    // Necessary for IRQ
    #define ICR 0xC0
                            // Cause Read
57
58
    #define ICS 0xC8
                            // Cause Setup
59
   #define IMS 0xD0
                            // Mask Set
    #define IMC 0xD8
                            // Mask Clear
                            // Device Control Registering
    #define CTRL 0x04
    #define RCTL 0x00100
                            // Receive Control Reg
```

```
#define IRQ ENABLE 0x11000D4
     #define PROMISCUOUS 0x801A
 64
     #define MAC 0x100A41
 65
 66
    // Receive Descriptor
 67
    #define MAX 16
                             // Number of Descriptors
 68
    #define RDBAL 0x2800
                             // Base Address Low
 69
    #define RDBAH 0x2804
                             // Base Address High
 70
    #define RDLEN 0x2808
                             // Length
 71
    #define RDH 0x2810
                             // Head
    #define RDT 0x2818
                             // Tail
73
 74
     // ====== Globals =========
 75
 76
 77
    // Receive Descriptor
     struct rx desc
 78
 79
          le64 buffer addr; // Address of descriptor's data buffer
 80
 81
 82
         {
              le32 data;
 83
 84
             struct
                   le16 length;
 86
                   le16 css;
 87
 88
             }flags;
        }lower;
 89
        union
 90
 91
         {
              le32 data;
 92
             struct
 93
 95
                   u8 status;
 96
                   u8 error;
 97
                   le16 vlan;
 98
             }field;
99
         }upper;
     } ;
100
101
102
    struct buf info
103
104
         void* mem;
         dma addr t physical;
105
106
    }buffer info[MAX];
107
    // Receive Ring
108
109
    struct rx ring
110
         void* desc;
                             //Point to ring memory
111
         dma addr t dma;
                             // Physical addr of ring
112
        struct rx_desc * cpu_addr; // descriptor addresses
113
114
        int size;
                             // Length of ring in bytes
        int count;
                             // Number of desc. in ring
115
116
        u16 next to use;
117
118
         u16 next to clean;
119
    } ;
120
121
    // Data that is important will be kept here
    static struct mydev dev {
122
        // struct net device netdev;
123
124
         struct cdev cdev;
```

```
int input;
                           // store value for LED register
125
        bool status;
                          // flag for LED, (on or off)
126
127
128
         struct rx_ring* rx_ring;
                         // hold base addr of driver
         void* hw addr;
129
         struct work struct service task;
130
     } mydev;
131
132
133
    // For making device node file
    static dev t mydev node;
    static struct class *cl;
135
136
137
     //====== Functions ==========
138
139
    // Workqueue service task
    // sleep for 0.5seconds, then turn off LEDs
140
    static void hw6_service_task(struct work_struct* work)
141
142
143
         u32 tail, head;
144
145
         head = readl(mydev.hw addr + RDH);
         tail = readl(mydev.hw addr + RDT);
146
147
         printk(KERN INFO "Value of HEAD: %d\n", head);
148
         printk(KERN INFO "Value of TAIL: %d\n", tail);
149
150
        printk(KERN INFO "Service task: SLEEP!\n");
151
152
         msleep(500);
153
         printk(KERN INFO "Service task: LEDs off!\n");
154
         writel((unsigned int)LED OFF, mydev.hw addr + LED REG);
155
156
         // bump tail
157
         if(tail >= 16)
158
             writel(0, mydev.hw_addr + RDT);
159
160
         else
             writel(tail+1, mydev.hw addr + RDT);
161
162
163
         // re-enable interrupts
         writel(IRQ ENABLE, mydev.hw addr + IMS);
164
165
    }
166
167
    // Interrupt Handler
168
    // Turn on both green LEDs, then schedule work.
    static irgreturn t hw6 irg handler(int irg, void* data)
169
170
             u32 cause;
171
172
         // disable interrupts
         writel(0xffffffff, mydev.hw addr + IMC);
173
174
         printk(KERN INFO "Interrupt: LEDs on!\n");
175
         writel((unsigned int)LED ON, mydev.hw addr + LED REG);
176
         schedule work(&mydev.service task);
177
178
         // Read to clear interrupt bit
179
             cause = readl(mydev.hw addr + ICR);
180
         printk(KERN INFO "Cause from ICR: %x\n",cause);
181
182
183
         return IRQ HANDLED;
184
     }
185
186
     // Setup resources for ring
```

```
static void set ring(struct pci dev* pdev)
187
188
         int i; // for looping
189
190
         unsigned int reg;
         mydev.rx ring = kzalloc(sizeof(struct rx ring),GFP KERNEL);
191
192
         mydev.rx ring->count = MAX;
         mydev.rx ring->size = sizeof(struct rx desc) * MAX; //total size of all 16 descriptors
193
         mydev.rx ring->size = ALIGN(mydev.rx ring->size,2048);
194
         printk(KERN INFO "ring size set and aligned\n");
195
196
         // Allocate and get addresses for ring
197
         mydev.rx ring->desc = dma alloc coherent(&pdev->dev, mydev.rx ring->size, &mydev.
198
         rx ring->dma, GFP KERNEL);
         printk(KERN INFO "dma alloc coherent done!\n");
199
200
         reg = (mydev.rx ring->dma >> 32) & 0xfffffffff; // Higher
201
         printk(KERN INFO "Higher: 0x%x \n", reg);
202
         writel(reg, mydev.hw addr+RDBAH);
203
204
         reg = (mydev.rx ring->dma) & 0xffffffff; // Lower
205
         printk(KERN INFO "Lower: 0x%x \n", reg);
206
207
         writel(reg, mydev.hw addr+RDBAL);
208
         writel(15, mydev.hw addr+RDT);
209
210
211
         mydev.rx ring->next to use = 0;
212
         mydev.rx ring->next to clean = 0;
         mydev.rx ring->cpu addr = kzalloc(mydev.rx ring->size, GFP KERNEL);
213
         printk(KERN INFO "Ring resources set~! Start filling descriptor buffer\n");
214
215
         // Set length for Receive Descriptors. Write to RDLEN
216
         writel(mydev.rx ring->size, mydev.hw addr + RDLEN);
217
         for(i=0;i<MAX;i++)
218
219
             buffer info[i].mem = kmalloc(2048,GFP KERNEL);
220
             buffer info[i].physical = dma map single(&pdev->dev, buffer info[i].mem,2048,
             DMA FROM DEVICE);
             mydev.rx ring->cpu addr[i].buffer addr = buffer info[i].physical;
222
223
224
225
226
227
     // Devices supported by this driver
228
     static DEFINE PCI DEVICE TABLE(pci test tbl) = {
         { PCI DEVICE(VENDOR ID, DEVICE ID) },
229
230
         { }, /* must have an empty at the end! */
231
     };
232
    // Enable PCI device and map to memory
233
234
    static int my pci probe(struct pci dev *pdev, const struct pci device id *ent)
235
236
         resource size t mmio start, mmio len;
         int bars, err;
237
238
         /* this is where I'd map BAR's for access, save stuff off, etc. */
239
         printk(KERN INFO "It's dangerous to go alone, take this with you.\n");
240
2.41
         err = pci enable device mem(pdev);
242
243
         // set up pci pci connections
244
         bars = pci select bars(pdev, IORESOURCE MEM);
245
         err = pci request selected regions(pdev,bars,DEVNAME);
246
```

```
247
         pci set master(pdev);
248
249
250
         // map memory, get base addr of desired device
         mmio start = pci resource_start(pdev, 0);
251
         mmio len = pci resource len(pdev,0);
252
         mydev.hw addr = ioremap(mmio start,mmio len);
253
254
         // Follow steps in 82583v Controller Datasheet
255
         // Steps for Software Initialization under 4.6
         // disable interrupts
2.57
258
         writel(0xffffffff, mydev.hw addr+IMC);
259
         // Do device reset
260
261
         writel((1 << 26), mydev.hw addr+CTRL);</pre>
262
         // Modify HEAD to point at zero
263
         writel(0, mydev.hw addr+RDH);
264
265
         // Disable Interrupts again
266
267
         writel(0xFFFFFFFF, mydev.hw addr+IMC);
         readl(mydev.hw addr+STATUS); // read to flush register
268
269
         INIT WORK(&mydev.service task, hw6 service task);
270
271
272
         // Needed for PCIe workarounds - reserved chicken bits
         // Write GCR bit 22, GCR bit 1
273
274
         writel((readl(mydev.hw addr+GCR)) | (1 << 22), mydev.hw addr+GCR);</pre>
         writel((readl(mydev.hw_addr+GCR2)) | 1, mydev.hw_addr+GCR2);
275
276
         // Needed for a forced PHY setup
277
         // PHY setup
278
         writel(0x1831af08, mydev.hw addr+MDIC);
279
280
         // MAC setup
281
282
         // Set link up while preserving defaults.
         writel((readl(mydev.hw addr + CTRL) | 0x40), mydev.hw addr + CTRL);
283
284
285
         // Clear Status register by reading
         readl (mydev.hw addr+STATUS);
286
287
         // Work Queue
         printk(KERN INFO "Probe: Work initialized\n");
288
289
290
         // Setup Receive Ring
         printk(KERN INFO "Probe: Setup ring resources!\n");
291
292
         set ring(pdev);
         printk(KERN INFO "Probe: Ring Resources set and descriptors filled!\n");
293
294
         // Set interrupts. Enable MSI and request IRQ
295
296
         pci enable msi(pdev);
         err = request_irq(pdev->irq, hw6_irq_handler, 0, "Aaron's_IRQ",&mydev);
297
298
         // Enable interrupts
299
         writel(0x0000000, mydev.hw addr + IMC); // Not sure this is needed
300
         writel(IRQ ENABLE, mydev.hw addr + IMS);
301
302
         printk(KERN INFO "Probe:Interrupts Enabled\n");
303
304
         // Enable receiver and setup promiscuous
         writel(PROMISCUOUS, mydev.hw addr + RCTL);
305
         printk(KERN INFO "Probe: Receiver enabled!\n");
306
307
         /* 0 means success */
308
```

```
return 0;
309
310
311
312
     // Clean up PCI allocations, disable device
313
     static void my pci remove(struct pci dev *pdev)
314
315
         int i;
316
317
         // Cleanup Work Queue
318
         cancel work sync(&mydev.service task);
319
320
         // Disable interrupts
321
322
         free irq(pdev->irq, &mydev);
323
         pci disable msi(pdev);
324
         // Free and unpin memory for buffer info
325
         for(i=0;i<MAX;i++)
326
327
             kfree(buffer info[i].mem);
328
329
             dma unmap single(&pdev->dev,buffer info->physical,2048,DMA TO DEVICE);
         }
330
331
         // Free ring
332
         dma free coherent(&pdev->dev, mydev.rx ring->size, mydev.rx ring->desc, mydev.rx ring
333
         ->dma);
334
         kfree(mydev.rx ring->cpu addr);
335
         kfree(mydev.rx ring);
336
         // unmap pci device
337
         iounmap(mydev.hw addr);
338
         pci release selected regions(pdev, pci select bars(pdev, IORESOURCE MEM));
339
         pci disable device(pdev);
340
341
         printk(KERN INFO "So long!!\n");
342
343
344
     // Name of my driver and associated functions
345
346
     static struct pci driver my pci driver = {
         .name = DEVNAME,
347
348
         .id table = pci test tbl,
         .probe = my pci probe,
349
350
         .remove = my pci remove,
351
     };
352
     // Open function
353
     static int pci hw6 open(struct inode *inode, struct file *file)
354
355
         printk(KERN INFO "(my pci driver)successfully opened!\n");
356
357
         return 0;
     }
358
359
     // Release function
360
    static int pci hw6 release(struct inode *inode, struct file *file)
361
362
363
         printk(KERN INFO "(my pci driver)successfully closed!\n");
         return 0;
364
365
    // Read function
366
367
     static ssize t pci hw6 read(struct file *file, char
368
                                    size_t len, loff_t *offset)
369
```

```
/* Get a local kernel buffer set aside */
370
         int ret;
371
         u32 head tail;
372
         head tail= (readl(mydev.hw addr + RDH) << 16) | readl(mydev.hw addr + RDT);
373
374
         if (*offset >= sizeof(int))
375
             return 0;
376
377
         /* Make sure our user wasn't bad... */
378
         if (!buf) {
379
             ret = -EINVAL;
380
381
             goto out;
382
         }
383
384
         // Pass blink rate value to userspace
         if (copy to user(buf, &head tail, sizeof(unsigned int))) {
385
             ret = -EFAULT;
386
             goto out;
387
388
         ret = sizeof(unsigned int);
389
390
         *offset += len;
391
         /* Good to go, so printk the thingy */
392
         printk(KERN INFO "(my pci driver:read)User got from us %d\n",head tail);
393
394
395
     out:
396
         return ret;
397
     }
398
     // Write function
399
     static ssize t pci hw6 write(struct file *file, const char user *buf,
400
401
                                     size t len, loff t *offset)
402
403
         int ret;
         /* Make sure our user isn't bad... */
404
405
         if (!buf) {
             ret = -EINVAL;
406
407
             goto out;
408
         }
409
410
         /* Copy from the user-provided buffer */
         if (copy from user(&mydev.input, buf, len)) {
411
412
              /* uh-oh... */
413
             ret = -EFAULT;
             goto out;
414
         }
415
416
417
         if(mydev.input < 0)</pre>
418
            printk("(my pci driver:write)User wrote negative value. Return error\n");
419
            ret = EINVAL;
420
             goto out;
421
         }
422
         else if (mydev.input == 0)
423
             printk("(my pci driver:write)User wrote 0. Do nothing\n");
424
425
         else
426
427
             printk("(my pci driver:write)User wrote %d\n",mydev.input);
             blink rate = mydev.input;
428
429
         ret = len;
430
431
```

```
432
     out:
         return ret;
433
434
435
     /* File operations for our device */
436
     static struct file operations mydev fops = {
437
         .owner = THIS MODULE,
438
         .open = pci hw6 open,
439
         .read = pci hw6 read,
440
         .write = pci hw6 write,
         .release = pci hw6 release,
442
443
     };
444
445
     // Initialization
     static int init pci hw6 init(void)
446
447
         mvdev.status = false;
448
449
450
         printk(KERN INFO "(my pci driver) module loading...\n");
451
452
         if (alloc chrdev region(&mydev node, 0, DEVCNT, DEVNAME)) {
             printk(KERN ERR "alloc chrdev region() failed!\n");
453
             return -1;
454
         }
455
456
457
         // Get major number for device
         printk(KERN INFO "Allocated %d devices at major: %d\n", DEVCNT,
458
459
                MAJOR(mydev node));
460
         // Create node file. No need for mknod
461
         if((cl = class create( THIS MODULE, DEVNAME)) == NULL)
462
463
             printk(KERN ALERT "Class creation failed\n");
464
             unregister chrdev region(mydev node, DEVCNT);
465
             return -1;
466
         if(device create(cl, NULL, mydev node, NULL, DEV NODE NAME) == NULL)
468
469
             printk(KERN ALERT "Device creation failed\n");
470
             class destroy(cl);
471
472
             unregister chrdev region(mydev node, DEVCNT);
         }
473
474
475
         /* Initialize the character device and add it to the kernel */
         cdev init(&mydev.cdev, &mydev fops);
476
         mydev.cdev.owner = THIS MODULE;
477
478
479
         if (cdev_add(&mydev.cdev, mydev_node, DEVCNT)) {
             printk(KERN ERR "cdev add() failed!\n");
480
             /* clean up chrdev allocation */
481
             unregister_chrdev_region(mydev_node, DEVCNT);
482
483
             return -1;
484
485
         printk(KERN INFO "Node created\n");
486
487
         printk(KERN_INFO "(my_pci_driver) Registering PCI Driver...\n");
488
489
         return pci register driver(&my pci driver);
490
     }
491
     // Clean up when removing driver
493
     static void exit pci hw6 exit(void)
```

```
494
         // Disable interrupts
495
         writel(0xffffffff, mydev.hw addr+IMC);
496
497
         /* destroy the cdev */
498
499
         cdev del(&mydev.cdev);
         device_destroy(cl,mydev_node);
500
501
         class destroy(cl);
502
         /* Unregister PCI Driver*/
503
         pci_unregister_driver(&my_pci_driver);
504
505
506
         /* clean up the devices */
         unregister_chrdev_region(mydev_node, DEVCNT);
507
         printk(KERN INFO "(my pci driver) module unloaded!\n");
508
509
510
511
512
    MODULE AUTHOR ("Aaron Chan");
    MODULE LICENSE("GPL");
513
    MODULE VERSION("0.2");
514
    module init(pci hw6 init);
515
    module exit(pci hw6 exit);
516
517
```