Table of Contents

Abstract	7
Memory	8
Processor Register Set	9
Data Register	9
Floating-point Register	9
Vector Register	9
Address Register	9
Instruction Pointer	9
Stack	10
Stack Pointer	10
Flags Register	11
ADDRESSING MODE	12
ADD	16
SUBTRACT	18
MULTIPLY	20
DIVIDE	22
AND	24
OR	26
XOR	28
LOAD	30
LOAD	32
STORE	34
COPY	36
EXCHANGE	38
INPUT	41
OUTPUT	43
COMPARE	44
TEST	46
PUSH	48
POP	50
NEGATE	52

2012 NEO MATRIX INSTRUCTION SET

NOT	54
INCREMENT	50
DECREMENT	58
LOGICAL SHIFT RIGHT	60
LOGICAL SHIFT LEFT	62
ARITHMETIC SHIFT RIGHT	64
ARITHMETIC SHIFT LEFT	60
ROTATE RIGHT	68
ROTATE LEFT	70
JUMP IF CARRY	72
JUMP IF NOT CARRY	74
JUMP IF ZERO	70
JUMP IF NOT ZERO	78
JUMP IF NEGATIVE	80
JUMP IF PLUS	82
JUMP IF OVERFLOW	84
JUMP IF NO OVERFLOW	86
JUMP IF LESS THAN	88
JUMP IF GREATER THAN OR EQUAL	90
JUMP IF GREATER THAN	92
JUMP IF LESS THAN OR EQUAL	94
JUMP IF BELOW	96
JUMP IF ABOVE OR EQUAL	98
JUMP IF ABOVE	100
JUMP IF BELOW OR EQUAL	102
JUMP (relative)	10-
JUMP (register)	106
CALL (relative)	108
CALL (register)	110
RETURN	112
RETURN FROM INTERRUPT	112
CLEAR CARRY	116
SET CARRY	118

	COMPLEMENT CARRY	. 120
	CLEAR INTR. ENABLE	. 123
	SET INTR. ENABLE	. 125
	HALT	. 127
	ADDI	. 128
	SUBI	. 130
	MULI	. 132
	DIVI	. 134
	ANDI	. 136
	ORI	. 138
	XORI	. 140
	CMPI	. 143
	TESTI	. 144
	F_ADD	. 146
	F_SUB	. 148
	F_MUL	. 150
	F_DIV	. 152
	F_INC	. 154
	F_DEC	. 156
	F_ZERO	. 158
	F_ONE	. 160
	F_LDI	. 162
	F_LOAD	. 164
	F_STORE	. 166
Er	nhancements	. 169
	V_ADDS	. 170
	V_SUBS	. 172
	V_SUBW	. 174
	V_LSHL	. 176
	V_LSHR	. 178
	V_AND	. 180
	V_OR	. 182
	V XOR	. 184

2012 NEO MATRIX INSTRUCTION SET

	V_ANDN	. 186
	V_NOT	. 188
	V_NEGATE	. 190
	V_PASSR	. 192
	V_PASSS	. 194
	V_COPY	. 196
	V_COMPARE	. 198
	V_GT	. 200
	V_SWAP	. 202
	V_LOAD IMMEDIATE	. 204
	V_STORE_PC	. 207
	SHIFT RIGHT W/ CARRY	. 209
	SHIFT LEFT W/ CARRY	. 211
	ARITHMETIC ROTATE RIGHT	. 213
	ARITHMETIC ROTATE LEFT	. 215
	BARREL ROTATE RIGHT	. 217
	BARREL ROTATE LEFT	. 219
	BARREL LOGICAL SHIFT RIGHT	. 221
	BARREL SHIFT LEFT	. 223
	JUMP IF EQUAL	. 225
	JUMP IF NOT EQUAL	. 227
	NO OPERATION	. 229
	SET ZERO FLAG	. 231
	CLEAR ZERO FLAG	. 233
	DECREMENT JUMP NOT ZERO	. 235
	DECREMENT JUMP IF ZERO	. 237
	COMPARE JUMP NOT EQUAL	. 239
	COMPARE JUMP IF EQUAL	. 241
	CLEAR	. 243
F	uture Enhancements	. 244
V	erilog Implementation	. 246
	Top Level Module	
	All Modules	. 247

NEO MATRIX INSTRUCTION SET

2		

Memory Modules & Log Files	317
Enhancement Memory Modules and Log Files	346


2012	NEO MATRIX INSTRUCTION SET

Abstract

The Instruction Set Architecture (ISA) is the part of a computing machine visible for programming, including its native data types, instructions, registers, memory architecture, exception handling and external interfaces. This paper presents enhancements to a basic ISA, which will allow for rapid manipulation and alteration of memory in order to accelerate the building of images in a frame buffer intended for output to a display. The ISA is implementing vector, matrix, and (enhancements) instructions in order to accelerate geometric calculations such as the rotation and translation of vertices.

Memory Structure

The memory contains 64-bit address paces with a minimum of 1024 words for the simulation. Each memory location holds one 32-bit word. Thus, 64-bit memory operands will be stored in two consecutive memory locations in "little endian" format with the least significant 32-bits being stored at the lower address and the most significant 32-bits being stored at the higher address.



Processor Register Set

Processor register set contains all the registers that are available to the user. There 32 integer registers and 32 floating-point registers. NAME registers are mainly 64-bits.

Data Register

Data registers are used to store intermediate data values are results when any arithmetic operation is performed. The registers are allocated to the variables according to the type of operation. They can be used with any instruction that performs operations on data.

Floating-point Register

Data contained in the floating-point registers can be either integer or real type.

Vector Register

Data contained in the vector registers can be either integer or real type.

Address Register


Address register are used to store the addresses of other registers and different memory locations. The either contain main memory addresses of data and instructions or they contain a portion of the address that is used in the calculation of the complete addresses.

Instruction Pointer

The instruction pointer, commonly called the program counter, is a 64-bit register that indicates where the computer is in the program sequence. The instruction pointer is incremented after fetching an instruction. It stores the memory address of the next instruction to be executed. Typically, the instructions are usually fetched from memory sequentially. There are some cases where the instruction pointer may not be sequential. Control transfer instructions such as jumps, subroutine calls, and returns places a new value inside the instruction pointer.


Stack

A Stack is an area in memory where data is added or removed in a last-in-first-out approach.



Stack Pointer

The Stack Pointer is a 64-bit register. The stack pointer's function is to point to the address of the top of the stack.



o When adding data onto the stack – push (Pre-decrement)

$$SP = SP - 4$$

Store data on stack at new SP

When removing data from the stack – pop (Post-increment)
 Load data from stack at SP

$$SP = SP + 4$$

Flags Register

The flag register is a 64-bit hardware register that indicates which state the processor is in. Specific bits inside the flags register indicates what condition the register is in. After an instruction is execute, the bits will trigger on or off.

Zero Flag

The zero flag indicates that the result of the arithmetic and logic operation was equal to zero.

Carry Flag

The carry flag indicates when arithmetic carries or borrows has been generated out of the most significant ALU bit position.

Negative/Signed Flag

The negative or signed flag indicates that the result of the arithmetic operation was negative.

Overflow Flag

The overflow flag indicates when an arithmetic overflow has occurred in an operation, which indicates the signed two's-complement result would not fit in the number of bits used for the operation.

Interrupt Flag

The interrupt flag may be set or cleared by certain instructions. If the flag is set to 1, maskable hardware interrupts will be handled otherwise they will be ignored when set to 0 or cleared.

Parity Flag

The parity flag indicates if the number of set bits is odd or even in the binary representation of the result of the last operation.

ADDRESSING MODE

Register

	31-24	23-21	20-16	15-13	12-08	07-05	04-00
	Opcode	Enhance	Source1 Reg	Enhance	Source2 Reg	Enhance	Dest Reg
Ba	sic format	for triple/dou	ıble/single ope	erations:			

- All triple-op instructions are register based, which means no memory accesses are allowed. Thus, the "source1 reg" and "source2 reg" field are operated on and the result is returned to the register specified by the "dest reg" field.
- Double-op instructions have the same format as triple-op, but are encoded according to the following cases:
 - For load immediate, the 64-bit immediate value is transferred into "dest reg".
 - For load/input, the 64-bit word in memory or I/O location specified by the "source1 reg" is transferred into the register specified by the "dest reg" field.
 - For store/output, the 64-bit register specified by the "source1 reg" field is transferred to a memory or I/O locations specified by the "dest reg" field.
 - For exchange/compare/test, the two operands are registers specified by the "source1 reg" and "source2 reg" fields.
 - For copy, the "source1 reg" is copied into the "dest reg."
- Single-op instructions have the same format as above, but encoded according to these cases:
 - For Push, the register to store to memory, which is pointed at by stack pointer (SP), is specified by the "source1 reg" field. Thus, the register pushed will be store in two consecutive memory locations, using "little endian" format, starting with the address held in the SP.
 - For Pop, the register to be loaded from memory pointed at by SP is specified by the "dest reg" field. Thus, the 64-bit memory operand to be loaded is stored in two consecutive memory locations, using "little endian" format, starting with the address held in the SP.
 - For all other operations, the single source operand is a register specified by the "source1 reg" field. The result of the operation is to go back into the register specified by the "dest reg" field.

Register Indirect

31-24	23-21	20-16	15-00
Opcode	Enhancement	Source Reg	Enhancement

The "effective address" is found in the register specified by the "source reg" field. The contents of that register are transferred into the Instruction Pointer.

Immediate

	31-24	23-21	20-16	15-08	07-05	04-00
	Opcode	Enhancement	Source Reg	8-bit Imm.	Enhancement	Dest Reg
ΑII	immediate	operand instruct	ions are registe	r based. No mer	nory accesses a	re allowed.
Th	Thus, the source register, specified by the "source reg" and "8-bit immediate value" fields					
are	are operated on and the result is returned to the register specified by the "dest reg" field.					
Th	The 8-bit immediate value is a two's complement number that must be sign-extended to					
be	become a 64-bit signed integer for the respective operation					

Jump

··r					
31-24	23-00				
Opcode	24-bit Signed Displacement				

The "effective address" of these "jump" instructions is calculated by adding the 64-bit "sign-extension" of a 24-bit signed displacement to the Instruction Pointer.

Flags/Processor

	31-24	23-00
,	Opcode	Zero Fill

Bits 23 to 0 are filled with zeros, and the Opcode in bits 31 to 24 will specify which of the six flaps/processor instructions to execute.

Floating Point

	31-24	23-21	20-16	15-13	12-08	07-05	04-00			
	Opcode	Enhance	Source1 Reg	Enhance	Source2 Reg	Enhance	Dest Reg			
Th	The registers used depend on the instructions being executed.									

- The addition, subtraction, multiply, and divide instructions are all register based, which means no memory accesses are allowed. Thus, all the register fields will be operated on and the result is returned to the floating point register specified by the destination register field.
- The increment and decrement instructions are both register based. The single operand is a floating point register specified by the "source1 reg" field with the results going back into the same register, thus the "dest reg" field will have the same register code as the "source1 reg" field.
- The **zero** and **one** instructions result in either a "0.0" or "1.0" value being stored into the 'dest reg" field.
- For **load immediate**, the 64-bit immediate value is transferred into the floating pint register specified by the "dest reg" field.
- For load, the 64-bit value in two consecutive memory locations pointed at by the integer register specified by the "source1 reg" field is transferred into the floating point register specified by the "dest reg" field.
- For **store**, the 64-bit floating point register specified by the "source1 reg" field is transferred to the two memory locations pointed at by the integer register specified by the "dest reg" field.

2012	NEO MATRIX INSTRUCTION SET	

Instruction Set Classification

Program Status Register

C: Carry FlagZ: Zero FlagN: Negative FlagP: Parity FlagO: Overflow Flag

Registers

src1_reg: Source 1
src2_reg: Source 2
dest_reg: Destination
K: Constant Value
PC: Program Counter
SP: Stack Pointer

Flags

⇔: Flags affected by instruction0: Flag cleared by instruction1: Flag set by instruction

-: Flag not affected by instruction

ADD

Description:

Performs an arithmetic addition between the contents of two registers and places the result into the dest_reg.

Operation:

 $dest_reg \leftarrow src1_reg + src2_reg$

Instruction Format:

ADD dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0000	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R2 = 0x02F11058
 0000_0010_1111_0001_0001_0000_0101_1000

 ADD R0, R2, R5
 R5 = 0x1A353201
 0001_1010_0011_0101_0011_0011_0010_0000_0001

Binary Instruction Format

1 1 111 1 11 ← Carries

0000_0010_1111_0001_0001_0000_0101_1000 + 0001_1010_0011_0101_0010_0000_0001

 $0001_1101_0010_0110_0100_0010_0101_1001 \rightarrow 0x1D264259$

R0 ← 0x1D264259

С	N	0	Р	Z
X	X	X	0	X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R3 = 0xC2D5945A 1100_0010_1101_0101_0100_0101_1010 ADD R1, R3, R6 R6 = 0xD2353205 1101_0010_0011_0101_0011_0010_0000_0101

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0000	000	00011	000	00110	000	00001

1100_0010_1101_0101_1001_0100_0101_1010 + 1101_0010_0011_0101_0010_0000_0101

1001_0101_0000_1010_1100_0110_0101_1111 → 0x950AC65F

R1 ← 0x950AC65F

С	N	0	Р	Z
1	1	X	1	X

SUBTRACT

Description:

Performs an arithmetic subtraction between the contents of two registers and places the result into the dest_reg.

Operation:

 $dest_reg \leftarrow src1_reg - src2_reg$

Instruction Format:

SUB dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0001	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R3 = 0x53F35676
 0101_0011_1111_0011_0101_0110_0111_0110

 SUB R1, R3, R6
 R6 = 0x161D2037
 0001_0110_0001_1101_0010_0000_0011_0111

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0000 0001 000 0001 000 0001 000 0001

- 0001_0110_0001_1101_0010_0000_0011_0111 0011_1101_0110_0011_0110_0011_1111 → 0x3DD6363F

R1 ← 0x3DD6363F

С	N	0	Р	Z
X	X	X	0	X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R6 = 0x081E146A
 0000_1000_0001_1110_0001_0100_0110_1010

 SUB R5, R6, R7
 R7 = 0x081E146A
 0000_1000_0001_1110_0001_0100_0110_1010

Binary Instruction Format

 31 30 29 28 27 26 25 24
 23 22 21
 20 19 18 17 16
 15 14 13
 12 11 10 09 08
 07 06 05
 04 03 02 01 00

 0000_0001
 000
 00110
 000
 00111
 000
 00101

← Borrows

0000_1000_0001_1110_0001_0100_0110_1010 - 0000_1000_0001_1110_0001_0100_0110_1010

0000_0000_0000_0000_0000_0000_0000 → 0x00000000

R5 ← 0x00000000

С	N	0	Р	Z
X	X	X	0	1

MULTIPLY

Description:

Performs an arithmetic multiplication between the contents of two registers and places the lower 64-bit result into the dest_reg.

Operation:

Product[127:64]:dest_reg ← src1_reg * src2_reg

Instruction Format:

MUL dest_reg, src1_reg, src2_reg


32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0010	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- **N:** Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

ILLUSTRATION



DIVIDE

Description:

Performs an arithmetic division between the contents of two registers and places the lower 64-bit result into the dest_reg.

Operation:

Quotient[127:64]:dest_reg \leftarrow src1_reg / src1_reg

Instruction Format:

DIV dest_reg, src1_reg, src2_reg


32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0011	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- **N:** Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

ILLUSTRATION



AND

Description:

Performs a logical AND between the contents of two registers and places the result into the dest_reg.

Operation:

dest_reg ← src1_reg & src2_reg

Instruction Format:

AND dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0100	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R2 = 0x654A3C51
 0110_0101_0100_1010_0011_1100_0101_0001

 AND R0, R2, R7
 R7 = 0xF0EE3269
 1111_0000_1110_1110_0011_0010_1001

Binary Instruction Format

0110_0101_0100_1010_0011_1100_0101_0001 & 1111_0000_1110_1110_0011_0010_0110_1001

 $0110_0000_0100_1010_0011_0000_0100_0001 \rightarrow 0x604A3041$

R0 ← 0x604A3041

С	N	0	Р	Z
X	X	X	0	0

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R2 = 0xA5A5A5A5
 1010_0101_1010_0101_1010_0101_1010_0101

 AND R4, R2, R1
 R1 = 0x5A5A5A5A
 0101_1010_0101_1010_0101_1010_0101_1010

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0100	000	00010	000	00001	000	00100

1010_0101_1010_0101_1010_0101_1010_0101 & 0101_1010_0101_1010_0101_1010_0101_1010

0000_0000_0000_0000_0000_0000_0000 → 0x00000000

R4 ← 0x00000000

C	N	0	Р	Z
X	X	X	0	1

OR

Description:

Performs a logical OR between the contents of two registers and places the result into the dest_reg.

Operation:

 $\mathsf{dest_reg} \gets \mathsf{src1_reg} \mid \mathsf{src2_reg}$

Instruction Format:

OR dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R2 = 0x654A3C51
 0110_0101_0100_1010_0011_1100_0101_0001

 OR R0, R2, R7
 R7 = 0xF0EE3269
 1111_0000_1110_1110_0011_0010_1001

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0000 0101 000 00010 000 00101 000 00000

0110_0101_0100_1010_0011_1100_0101_0001 | 1111_0000_1110_1110_0011_0010_0110_1001

1111_0101_1110_1110_0011_1110_0111_1001 → 0xF5EE3E79

R0 ← 0x F5EE3E79

С	N	0	Р	Z
X	1	X	0	0

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R2 = 0xA5A5A5A5
 1010_0101_1010_0101_1010_0101_1010_0101

 OR R4, R2, R1
 R1 = 0x5A5A5A5A
 0101_1010_0101_1010_0101_1010_0101_1010

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0101	000	00010	000	00001	000	00100

1010_0101_1010_0101_1010_0101_1010_0101 0101_1010_0101_1010_0101_1010_0101_1010

1111_1111_1111_1111_1111_1111_1111 → OxFFFFFFF

R4 ← 0xFFFFFFF

С	N	0	Р	Z
X	1	X	0	0

XOR

Description:

Performs the logical XOR between the contents of two registers and places the result into dest_reg.

Operation:

dest_reg src1_reg ^ src2_reg

Instruction Format:

XOR dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0110	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	⇔

- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R5 = 0x5A36752C
 0101_1010_0011_0110_0111_0101_0010_1100

 XOR R3, R5, R7
 R7 = 0x65298B63
 0110_0101_0010_1001_1000_1011_0110_0011

Binary Instruction Format

0101_1010_0011_0110_0111_0101_0010_1100 ⊕ 0110_0101_0010_1001_1000_1011_0110_0011

 $0011_1111_0001_1111_1111_1110_0100_11111 \rightarrow 0x3F1FFE4F$

R3 ← 0x3F1FFE4F

С	N	0	Р	Z
Χ	X	Χ	0	X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R9 = 0xA5A5A5A5
 1111_0101_1010_0101_1010_0101_1010_1111

 XOR R5, R9, R8
 R8 = 0x5A5A5A5A
 0101_1010_0101_1010_0101_1010_0101_1010

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0110	000	01001	000	01000	000	00101

 $\begin{array}{c} 1111_0101_1010_0101_1010_0101_1010_1111 \\ \oplus \ 0101\ 1010\ 0101\ 1010\ 0101\ 1010\ 0101 \end{array}$

1110_1111_1111_1111_1111_1111_0111 → OxEFFFFFF7

R5 ← 0xEFFFFFF7

С	N	0	Р	Z
X	1	X	0	Χ

LOAD IMMEDIATE

Description:

Places the content of an immediate value into the dest_reg.

Operation:

dest_reg ← K

Instruction Format:

LDI dest_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0111	000	src1_reg	8 – bit immediate value	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1

Contents

Instruction

LDI R5, 0x00000089

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0111	000	src1_reg	0x00000089	000	dest_reg

R5 ← 0x00000089

EXAMPLE 2

Contents

Instruction

LDI RO, 0x000000FF

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0111	000	src1_reg	8 – bit immediate value	000	dest_reg

R0 ← 0xFFFF0000

LOAD

Description:

Copies the content from a memory and places it into the dest_reg.

Operation:

dest_reg ← [src1_reg]

Instruction Format:

LD dest_reg, src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1000	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	=	=

EXAMPLE 1

Hex

<u>Binary</u>

Contents

R5 = 0x40000004

0100_0000_0000_0000_0000_0000_0000_0100

Instruction LD R4, [R5] Memory Location 0x4000000 0x40000004

0x00005301 0x500149A9

0x06B43700

Binary Instruction Format

0x40000008

R4 ← 0x500149A9

EXAMPLE 2

<u>Hex</u>

Binary

R6= 0x40000008

0100_0000_0000_0000_0000_0000_0000_1000

Instruction LD R3, [R6] Memory Location 0x40000000

0x00005301 0x500149A9

Contents

0x40000004 0x40000008

0x06B43700

Binary Instruction Format

 31 30 29 28 27 26 25 24
 23 22 21
 20 19 18 17 16
 15 14 13
 12 11 10 09 08
 07 06 05
 04 03 02 01 00

 0000_1000
 000
 00110
 000
 0000
 000
 000
 00011

R3 ← 0x06B43700

STORE

Description:

Copies content of source register Rs and stores value into memory.

Operation:

[src2_reg] ← src1_reg

Instruction Format:

ST [src2_reg], src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1001	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	1

EXAMPLE 1

<u>Hex</u> <u>Binary</u>

Instruction R4 = 0x40000004 ST [R4], R2 Memory Location

Ox00005301

0x40000000

0x40000004

0x500149A9 0xAB394461

0x40000008 0x06B43700

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1001	000	00010	000	00000	000	00100

0x40000004 ← 0xAB394461

EXAMPLE 2

<u>Hex</u> <u>Binary</u>

Instruction R6 = 0x40000008

0100_0000_0000_0000_0000_0000_0000_1000

ST [R6], R1 Memory Location

 Memory Location
 Contents

 0x40000000
 0x11004401

 0x40000004
 0xE00100A9

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1001	000	00001	000	00000	000	00110

0x40000008 ← 0x00000000

COPY

Description:

Copies the content in register src1_reg and stores the value in register dest_reg.

Operation:

dest_reg ← src1_dest

Instruction Format:

CPY dest_reg, src1_reg

32-bit Opcode:

3	1 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
	0000_1010	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

 Instruction
 R8 = 0x5995331A
 0101_1001_0101_0101_0011_0001_1010

 CPY R8, R9
 R9 = 0x6510E364
 0110_0101_0001_0000_1110_0011_0110_0100

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1010	000	01000	000	01001	000	00000

R8 ← 0x6510E364

EXAMPLE 2

<u>Hex</u> <u>Binary</u>

R3 = 0xFFF63441 1111_1111_0110_0011_0100_0100_0001

Instruction R6 = 0x40000000 0100_0000_0000_0000_0000_0000

CPY R3, [R6] **Memory Location Contents** 0x40000000 0x00005301

0x40000004 0x500149A9 0x40000008 0x06B43700

Binary Instruction Format

R3 ← 0x00005301

EXCHANGE

Description:

Performs a swap between the contents of two registers.

Operation:

src1_reg ← dest_reg, dest_reg ← src1_reg

Instruction Format:

XCH src1_reg, dest_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1011	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

NEO MATRIX INSTRUCTION SET

2012

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

Binary Instruction Format

 TEMP \leftarrow R3
 TEMP \leftarrow 0x00001541

 R3 \leftarrow R6
 R3 \leftarrow 0x2F631100

 R6 \leftarrow R3
 R6 \leftarrow 0x00001541

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Binary Instruction Format

 31 30 29 28 27 26 25 24
 23 22 21
 20 19 18 17 16
 15 14 13
 12 11 10 09 08
 07 06 05
 04 03 02 01 00

 0000_1011
 000
 00010
 000
 00111
 000
 00000

 TEMP \leftarrow R2
 TEMP \leftarrow 0x00001541

 R2 \leftarrow R7
 R2 \leftarrow 0x00000000

 R7 \leftarrow TEMP
 R7 = 0x00001541

2012	NEO MATRIX INSTRUCTION SET

INPUT

Description:

Loads data from the I/O Space (Ports, Timers, Configuration Registers etc.) into register dest_reg in the Register File.

Operation:

dest_reg ← I/O (A)

Instruction Format:

IN dest_reg, A


32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1100	000	src1_reg	000	src2_reg	000	dest_reg

Status Register:

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE



	2012 NEO MATRIX INSTRUCTION SET
42	

OUTPUT

Description:

Stores data from register src1_reg in the Register File into I/O Space (Ports, Timers, Configuration Registers, etc.).

Operation:

I/O (A) ← dest_reg

Instruction Format:

OUT A, dest_reg


32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1101	000	src1_reg	000	src2_reg	000	dest_reg

Status Register:

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE



COMPARE

Description:

This instruction performs a compare between two registers src2_reg and src1_reg. Subtracts src1_reg from src2_reg and compares the result to zero, but does not store the result. This instruction updates the Program Status Register to use for jump statements.

Operation:

src1_reg - src2_reg == 0

Instruction Format:

CP src2_reg, src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1110	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.


EXAMPLE

Instruction

CP RO, R1

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1110	000	00000	000	00001	000	00000



TEST

Description:

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged. This instruction updates the Program Status Register to use for jump statements.

Operation:

src1_reg & src1_reg

Instruction Format:

TST src1_reg


32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0000_1111	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	0	\Leftrightarrow	\Leftrightarrow

- **N:** Set if MSB of the result is set; cleared otherwise.
- O: 0 Cleared
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE



С	N	0	Р	Z
-	\Leftrightarrow	0	\Leftrightarrow	\Leftrightarrow

UPDATED STATUS REGISTERS

PUSH

Description:

This instruction stores the content of the src1_reg on the STACK. The STACK POINTER is then pre-decremented by 1 after the push.

Operation:

STACK ← src1_dest

Instruction Format:

PUSH src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0000	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

NEO MATRIX INSTRUCTION SET

2012

EXAMPLE 1

Contents

<u>Hex</u> <u>Binary</u>


Instruction

R5 = 0x0102FFAA 0000_0001_0000_0001_1111_1111_1010_1010

PUSH R5

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0000	000	00101	000	00000	000	00000




EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction PUSH R5 PUSH R7 R5 = 0x0102FFAAR7 = 0x00000001 0000_0001_0000_0001_1111_1111_1010_1010 0000_0000_0000_0000_0000_0000_0000

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0000	000	00111	000	00000	000	00000



POP

Description:

This instruction loads register dest_reg with the value from the top of the stack. The Stack Pointer is pre-decremented by 1 before the pop.

Operation:

src1_reg ← STACK

Instruction Format:

POP src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0001	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	-	=	=	=




<u>Hex</u> <u>Binary</u>

Instruction R3 = 0x7FFFFFFF 0111_1111_1111_1111_1111_1111

POP R3

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0001	000	00011	000	00000	000	00000




EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

PUSH R7 POP R1

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0001	000	00001	000	00000	000	00000



NEGATE

Description:

Performs a 2's compliment (NOT each bit, then add 1) instruction on the content of the src1_reg and places the result in the dest_reg.

Operation:

dest_reg ← ~src1_reg + 1

Instruction Format:

NEG src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0010_0010	000	src1_reg	000	src2_reg	000	dest_reg

Status Register:

C	N	0	Р	Z
0	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

C: Cleared.

N: Set if MSB of the result is set; cleared otherwise.

P: Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.

Z: Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents Hex <u>Binary</u> Instruction R2 = 0xA643E1741010_0110_0100_0011_1110_0001_0111_0100 NEG_{R2} **Binary Instruction Format** $31\ 30\ 29\ 28\ 27\ 26\ 25\ 24 \qquad 23\ 22\ 21$ 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0010 0001 000 00010 000 00000 000 00010 ~1010_0110_0100_0011_1110_0001_0111_0100 \leftarrow R2 0101_1001_1011_1100_0001_1110_1000_1011 \leftarrow Complimented + 0000 0000 0000 0000 0000 0000 0000 0001 \leftarrow Adding 1 0101_1001_1011_1100_0001_1110_1000_1100 R2 R2 ← 0x59BC1E8C 0 Z C Ν Χ

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R3 = 0x5A5A5A5A 0101_1010_0101_1010_0101_1010

NEG R3

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0010_0010	000	00011	000	00000	000	00011

R2 ← 0xA5A5A5A6

С	N	0	Р	Z
X	X	X	X	1

NOT

Description:

Performs the logical negation of the contents in the src1_reg and places the result in the dest_reg.

Operation:

dest_reg ← ~src1_reg

Instruction Format:

NOT src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0011	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
-	\Leftrightarrow	⇔	\Leftrightarrow	⇔

- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

NEO MATRIX INSTRUCTION SET

2012

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

Instruction R5 = 0x0000FFFF 0000_0000_0000_1111_11111_1111

NOT R5

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001 0011 000 00101 000 0000 0000 00101

1111_1111_1111_0000_0000_0000 → R2

R5 ← 0xFFFF0000

С	N	0	Р	Z	
X	X	Χ	1	1	1

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R0 = 0x5A5A5A5A 0101_1010_0101_1010_0101_1010

NOT RO

Binary Instruction Format

 $1010_0101_1010_0101_1010_0101_1010_0101$ \leftarrow Complimented

1010_0101_1010_0101_1010_0101 → R0

RO ← 0xA5A5A5A5

С	N	0	Р	Z
X	X	Χ	1	1

INCREMENT

Description:

Adds one -1- from the contents of the src1_reg and places the result into the dest_reg.

Operation:

dest_reg ← src1_reg + 1

Instruction Format:

INC src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0100	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

Instruction R1 = 0xA25509F1 1010_0010_0101_0101_0000_1001_1111_0001

INC_{R1}

Binary Instruction Format

3	31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
	0001_0100	000	00001	000	00000	000	00001

1 ← Carry

1010_0010_0101_0101_0000_1001_1111_0001 + 0000_0000_0000_0000_0000_0000_0001

1010_0010_0101_0101_0000_1001_1111_0010 → 0xA25509F2

R1 ← A25509F2

С	N	0	Р	Z	
X	1	X	0	Χ	

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R2 = 0xFFFFFFF 1111_1111_1111_1111_1111_1111

INC_{R2}

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0100	000	00010	000	00000	000	00010

1 1111 1111 1111 1111 1111 1111 ← Carry 1111 1111 1111 1111 1111 1111 1111

+ 0000 0000 0000 0000 0000 0000 0000 0001

1_0000_0000_0000_0000_0000_0000_0000 → 0x00000000

R2 ← 00000000

С	N	0	Р	Z	
1	X	1	0	Χ	

DECREMENT

Description:

Subtracts one -1- from the contents of the src1_reg and places the result into the dest_reg.

Operation:

src1_reg ← src1_reg - 1

Instruction Format:

DEC src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

0xA25509F0

EXAMPLE 1 Contents Hex <u>Binary</u> Instruction R4 = 0xA25509F11010_0010_0101_0101_0000_1001_1111_0001 DEC R4 **Binary Instruction Format** $31\ 30\ 29\ 28\ 27\ 26\ 25\ 24 \qquad 23\ 22\ 21$ 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001 0101 000 00100 000 00000 000 00100 \leftarrow Borrow 1010_0010_0101_0101_0000_1001_1111_0001 0000 0000 0000 0000 0000 0000 0000 0001

R4 ← A25509F0

С	N	0	Р	Z
Х	1	X	0	X

EXAMPLE 2 Contents

1010_0010_0101_0101_0000_1001_1111_0000 **→**

<u>Hex</u>

Binary Instruction R3 = 0xFFFFFFFF

DEC R3

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_0101	000	00011	000	00000	000	00011

 \leftarrow **Borrow**

1111_1111_1111_1111_1111_1111_1111 - 0000 0000 0000 0000 0000 0000 0000 0001

1111_1111_1111_1111_1111_1111_1110 → **OxFFFFFFE**

R3 ← FFFFFFE

С	N	0	Р	Z
X	1	X	0	Х

LOGICAL SHIFT RIGHT

Description:

Shifts all bits in the src1_reg one place to the right. Bit 63 is cleared. Bit 0 is loaded into the C Flag of the Status Register. This operation divides an unsigned value by two

Operation:



Instruction Format:

SRL src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1000	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z	
\$	0	\Leftrightarrow	\Leftrightarrow	\$	

- C: Set if, before the shift, the LSB of Src1_reg was set; cleared otherwise.
- **N**: 0
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

0

C

Ν

0

Ζ

Ρ

0

LOGICAL SHIFT LEFT

Description:

Shifts all bits in the src1_reg one place to the left. Bit 63 is cleared. Bit 0 is loaded into the C Flag of the Status Register. This operation multiplies an unsigned value by two.

Operation:



Instruction Format:

SLL src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1001	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	⇔

- **C:** Set if, before the shift, the MSB of Src1_reg was set; cleared otherwise.
- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents Hex <u>Binary</u> Instruction R5 = 0xA5A5A5A5 $1010_0101_1010_0101_1010_0101_1010_0101$ SLL_{R5} **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001_1001 000 00101 000 00000 000 00000 R5 \leftarrow \leftarrow \leftarrow \leftarrow \leftarrow 0x5A5A5A5A 1 0101_1010_0101_1010_0101_1010_0101_1010 → R5 ← 0x5A5A5A5A C Ν 0 P Ζ 1 0 1

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R8 = 0xFFFFFFF 1111_1111_1111_1111_1111_1111

SLL R8

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1001	000	01000	000	00000	000	00000

1111_1111_1111_1111_1111_1111 ← R8

R8 ← 0xFFFFFFE

С	N	0	Р	Z
1	1	X	0	X

ARITHMETIC SHIFT RIGHT

Description:

Shifts all bits of register src1_reg one place to the right. Copies the content in the MSB before the shift and places it in the MSB after the shift. Bit 0 is loaded into the C Flag of the Status Register.

(Operation:								

Instruction Format:

SRA src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1010	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
\$	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- C: Set if, before the shift, the LSB of src1_reg was set; cleared otherwise.
- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents Hex <u>Binary</u> Instruction R5 = 0xA5A5A5A5 $1010_0101_1010_0101_1010_0101_1010_0101$ SRA_{R5} **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001_1010 000 00101 000 00000 000 00101 $1010_0101_1010_0101_1010_0101_1010_0101 \quad \leftarrow$ R5 $\uparrow \rightarrow$ \rightarrow \rightarrow \rightarrow OxDA5A5A5A 1101_1010_0101_1010_0101_1010_0101_1010 1 → R5 ← 0xDA5A5A5A C Ρ Ζ Ν 0 1 1 X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R8 = 0xFFFFFFF 1111_1111_1111_1111_1111_1111

SRA R8

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1010	000	01000	000	00000	000	01000

R8 ← 0xFFFFFFF

С	N	0	Р	Z
1	1	X	0	X

ARITHMETIC SHIFT LEFT

Description:

Shifts all bits of register src1_reg one place to the left. Copies the content in the LSB before the shift and places it in the LSB after the shift. Bit 63 is loaded into the C Flag of the Status Register.

Operation:



Instruction Format:

SLA src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1011	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if, before the shift, the MSB of Src1_reg was set; cleared otherwise.
- **N:** Set if MSB of the result is set; cleared otherwise.
- **0:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.


EXAMPLE 1 Contents Hex <u>Binary</u> Instruction R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 SLA_{R5} **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001_1011 000 00101 000 00000 000 00101 $1010_0101_1010_0101_1010_0101_1010_0101 \quad \leftarrow$ R5 \leftarrow \leftarrow \leftarrow \leftarrow 1 0101_1010_0101_1010_0101_1010_0101_1011 → 0x5A5A5A5B R5 ← 0x5A5A5A5B C Ρ Ν 0 Ζ 1 Χ Χ 0 **EXAMPLE 2** Contents <u>Hex</u> **Binary** Instruction R8 = 0xFFFFFFF1111_1111_1111_1111_1111_1111_1111 SLA R8 **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001 1011 000 01000 000 00000 000 00000 1111_1111_1111_1111_1111_1111_1111 R8 \leftarrow ← ↓ \leftarrow \leftarrow \leftarrow \leftarrow \leftarrow OxFFFFFFF 1 1111_1111_1111_1111_1111_1111 → R8 ← 0xFFFFFFF C N 0 Ρ Ζ 1 0

ROTATE RIGHT

Description:

Shifts all bits of src1_reg one place to the right. Copies the content in the LSB before the shift and places it in the MSB after the shift.

Operation:



Instruction Format:

RR Src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1100	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **N:** Set if, before the rotate, the LSB of src1_reg was set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents Hex <u>Binary</u> Instruction R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 RR_{R5} **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001_1100 000 00101 000 00000 000 00101 $1010_0101_1010_0101_1010_0101_1010_0101 \quad \leftarrow$ R5 \rightarrow \rightarrow OxDA5A5A5A 1101_1010_0101_1010_0101_1010_0101_1010 1-> R5 ← 0xDA5A5A5A Ρ C 0 Ζ Ν 0 0 X 0 **EXAMPLE 2** Contents Hex <u>Binary</u> Instruction R8 = 0x12A5011F $0001_0010_1010_0101_0000_0001_0001_1111$ RR R8 **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 00000 0001 1100 000 01000 000 000 01000 $0001_0010_1010_0101_0000_0001_0001_1111 \quad \leftarrow$ R8 \rightarrow 0x8952808F 1000_1001_0101_0010_1000_0000_1000_1111 1 \rightarrow \leftarrow R8 ← 0x8952808F

0

X

C

1

Ν

1

Ζ

Ρ

0

ROTATE LEFT

Description:

Shifts all bits of register src1_reg one place to the left. Copies the content in the MSB before the shift and places it in the LSB after the shift.

Operation:



Instruction Format:

RL src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0001_1101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	\$	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- N: Set if, before the rotate, the MSB of Src1_reg was set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents Hex <u>Binary</u> Instruction R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 RL_{R5} **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0001_1101 000 00101 000 00000 000 00101 $1010_0101_1010_0101_1010_0101_1010_0101 \quad \leftarrow$ R5 \leftarrow \leftarrow \leftarrow 0x5A5A5A5B 1 0101_1010_0101_1010_0101_1010_0101_1011 \rightarrow R5 ← 0x5A5A5A5B C Ν 0 Ρ Ζ **EXAMPLE 2** Contents Binary Hex Instruction R8 = 0x12A5011F $0001_0010_1010_0101_0000_0001_0001_1111$ RL R8 **Binary Instruction Format** 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 0000 0000 00101 000 00010 000 000 00010 $0001_0010_1010_0101_0000_0001_0001_1111 \quad \leftarrow$ R8 \leftarrow 0 0010_0101_0100_1010_0000_0010_0011_1110 0x254A023E R8 ← 0x254A023E C Ρ Ν 0 Ζ

0

0

JUMP IF CARRY

Description:

Jump to an address within the Program Memory if the Carry Flag of the STATUS REGISTER was set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JC K

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0000	24 – bit Signed displacement

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents Binary Hex R3 = 0x800000001000_0000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 Instruction ADD R0, R3, R5 RO = 0x25A5A5A50010_0101_1010_0101_1010_0101_1010_0101 JC HERE Carry set to 1 after ADD \leftarrow **HERE** PC after Instructions Ρ C Ν 0 Ζ Χ

EXAMPLE 2 Contents <u>Hex</u> **Binary** R4 = 0x800000001000_0000_0000_0000_0000_0000_0000 Instruction INC R4 R4 = 0x800000011000_0000_0000_0000_0000_0000_0000 JC HERE Carry not set after INC PC after Instructions **HERE** C Ν 0 Χ 0 0

JUMP IF NOT CARRY

Description:

Jump to an address within the Program Memory if the Carry Flag of the STATUS REGISTER was not set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JNC LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0001	24 - bit Signed displacement

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents Binary Hex R3 = 0x800000001000_0000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 Instruction ADD R0, R3, R5 RO = 0x25A5A5A50010_0101_1010_0101_1010_0101_1010_0101 JNC HERE Carry set to 1 after ADD PC after Instructions **HERE** C Ν 0 Ζ

EXAMPLE 2 Contents <u>Hex</u> **Binary** R4 = 0x800000001000_0000_0000_0000_0000_0000_0000 Instruction INC_{R4} R4 = 0x800000011000_0000_0000_0000_0000_0000_0000 JNC HERE Carry not set after INC **HERE** \leftarrow PC after Instructions C Ν 0 0 1 Χ 0

JUMP IF ZERO

Description:

Jump to an address within the Program Memory if the Zero Flag of the STATUS REGISTER was set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JZ LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0010	24 – bit Signed displacement
	ZT DICOIGICG GISPIGCOITICITE

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

R3 = 0x80000000 1000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A5 1010_0101_1010_0101_1010_0101

Instruction

JZ HERE Zero Flag set to 0 after ADD

. Carter Instructions

.

.

HERE

С	N	0	Р	Z
1	0	Χ	0	0

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction

JZ HERE Zero Flag set to 1 after DEC

.

.

HERE ← PC after Instructions

С	N	0	Р	Z
0	0	X	0	1

JUMP IF NOT ZERO

Description:

Jump to an address within the Program Memory if the Zero Flag of the STATUS REGISTER was not set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JNZ LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0011	24 – bit Signed displacement

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents Binary Hex R3 = 0x800000001000_0000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 Instruction ADD R0, R3, R5 RO = 0x25A5A5A50010_0101_1010_0101_1010_0101_1010_0101 JNZ HERE Zero Flag set to 0 after ADD \leftarrow **HERE** PC after Instructions

 C
 N
 O
 P
 Z

 1
 0
 X
 0
 0

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction

JNZ HERE Zero Flag set to 1 after DEC

. Constructions

•

HERE

 C
 N
 O
 P
 Z

 0
 0
 X
 0
 1

JUMP IF NEGATIVE

Description:

Jump to an address within the Program Memory if the Negative Flag of the STATUS REGISTER was set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JN LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0100	24 – bit Signed displacement

C	N	0	Р	Z
-	-	=	-	-

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

R3 = 0x80000000 1000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A5 1010_0101_1010_0101_1010_0101

Instruction

ADD RO, R3, R5 \rightarrow RO = 0x25A5A5A5 0010_0101_1010_0101_1010_0101

JN HERE Negative Flag set to 0 after ADD

.

.

HERE

С	N	0	Р	Z
1	0	1	0	0

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction

JN HERE Negative Flag set to 1 after SLL

.

. . – –

HERE ← PC after Instructions

С	N	0	Р	Z
0	1	0	0	0

JUMP IF PLUS

Description:

Jump to an address within the Program Memory if the Negative Flag of the STATUS REGISTER was not set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JP LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0101	24 – bit Signed displacement

C	N	0	Р	Z
-	-	=	=	-

0

EXAMPLE 1 Contents Binary Hex R3 = 0x800000001000_0000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 Instruction ADD R0, R3, R5 RO = 0x25A5A5A50010_0101_1010_0101_1010_0101_1010_0101 JP HERE Zero Flag set to 0 after ADD \leftarrow **HERE** PC after Instructions

0

1

C

Ν

EXAMPLE 2 Contents Hex Binary R5 = 0x000000011000_0000_0000_0000_0000_0000_0000 Instruction DEC_{R5} R5 = 0x000000000000_0000_0000_0000_0000_0000_0000 JP HERE Zero Flag set to 1 after DEC PC after Instructions **HERE** C Ν 0 Ρ Ζ 0 0

Ζ

JUMP IF OVERFLOW

Description:

Jump to an address within the Program Memory if the Overflow Flag of the STATUS REGISTER was set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JO LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0110	24 – bit Signed displacement
-----------	------------------------------

C	N	0	Р	Z
-	-	=	=	-

0

EXAMPLE 1 Contents Binary Hex R3 = 0x800000001000_0000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101 Instruction ADD R0, R3, R5 RO = 0x25A5A5A50010_0101_1010_0101_1010_0101_1010_0101 JO HERE Overflow Flag set to 1 after ADD **HERE** \leftarrow PC after Instructions

0

1

C

Ν

EXAMPLE 2 Contents Hex Binary R5 = 0x000000011000_0000_0000_0000_0000_0000_0000 Instruction DEC_{R5} R5 = 0x000000000000_0000_0000_0000_0000_0000_0000 JO HERE Overflow Flag set to 0 after DEC PC after Instructions **HERE** C Ν 0 Ρ Ζ 0 0

Ζ

JUMP IF NO OVERFLOW

Description:

Jump to an address within the Program Memory if the O Flag of the STATUS REGISTER was not set from the previous instruction.

Operation:

PC ← K

Instruction Format:

JNO LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 0111	24 – bit Signed displacement
-----------	------------------------------

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents

> **Binary** Hex

R3 = 0x800000001000_0000_0000_0000_0000_0000_0000 R5 = 0xA5A5A5A51010_0101_1010_0101_1010_0101_1010_0101

Instruction

ADD R0, R3, R5 RO = 0x25A5A5A50010_0101_1010_0101_1010_0101_1010_0101

JNO HERE Overflow Flag set to 1 after ADD

PC after Instructions

HERE

C Ν 0 Ζ

EXAMPLE 2 Contents

> Hex Binary

R5 = 0x000000011000_0000_0000_0000_0000_0000_0000

Instruction

DEC_{R5} R5 = 0x000000000000_0000_0000_0000_0000_0000_0000

JNO HERE Overflow Flag set to 0 after DEC

 \leftarrow **HERE** PC after Instructions

C Ν 0 Ρ Ζ 0 0

JUMP IF LESS THAN

Description:

Jump to an address within the Program Memory if the content in src_reg1 is less than the content in src_reg2. This instruction may also execute if the content in src_reg1 is less than an immediate value. Subtracts src1_reg from src2_reg or an immediate value and updates the Program Status Register. Executes the jump only if Negative Flag is not equal to the Overflow flag.

Operation:

If A < B, then PC \leftarrow K

Instruction Format:

JL LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010_1000 24 – bit Signed displacement
--

C	N	0	Р	Z
=	-	=	-	=

NEO MATRIX INSTRUCTION SET

2012

EXAMPLE 1 Contents

Hex

Binary

R3 = 0x80000000 R5 = 0xA5A5A5A5

1000_0000_0000_0000_0000_0000_0000 1010_0101_1010_0101_1010_0101_1010_0101

Instruction

CMP R3, R5 JL HERE

Overflow Flag set to 1

Negative Flag set to 0

 \leftarrow **HERE** PC after Instructions

C Ν 0 Ζ Χ 1

EXAMPLE 2 Contents

<u>Hex</u>

Binary

R1 = 0x7F000001R7 = 0x7F000000 Instruction

CMP R1, R7

JL HERE

Overflow Flag set to 0

Negative Flag set to 0 PC after Instructions

HERE

С	N	0	Р	Z
Χ	0	0	Х	Х

JUMP IF GREATER THAN OR EQUAL

Description:

Jump to an address within the Program Memory if the content in src_reg1 is greater than or equivalent to the content in src_reg2. This instruction may also execute if the content in src_reg1 is greater than or equivalent to an immediate value. Subtracts src1_reg from src2_reg or an immediate value and updates the Program Status Register. Executes the jump only if Negative Flag is equal to the Overflow flag.

Operation:

If src1_reg >= src2_reg, then PC ← K

Instruction Format:

JGE LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010_1001	24 - bit Signed displacement

C	N	0	Р	Z
=	-	=	=	=

NEO MATRIX INSTRUCTION SET

2012

EXAMPLE 1 Contents

Hex

Binary R3 = 0x7F198456

R5 = 0x1205A310

0111_1111_0001_1001_1000_0100_0101_0110

Instruction

CMP R3, R5 JGE HERE

Overflow Flag set to 0

Negative Flag set to 0

HERE

 \leftarrow

PC after Instructions

C Ν 0 Ζ 0

EXAMPLE 2 Contents

<u>Hex</u>

Binary

R4 = 0x80000000R7 = 0xA5A5A5A5

1000_0000_0000_0000_0000_0000_0000 1010_0101_1010_0101_1010_0101_1010_0101

Instruction

CMP R4, R7

JGE HERE

Overflow Flag set to 1

Negative Flag set to 0 PC after Instructions

HERE

С	N	0	Р	Z
Х	0	1	Х	Х

JUMP IF GREATER THAN

Description:

Jump to an address within the Program Memory if the content in src_reg1 is greater than the content in src_reg2. This instruction may also execute if the content in src_reg1 is greater than an immediate value. Subtracts src1_reg from src2_reg or an immediate value and updates the Program Status Register. Executes the jump only if Negative Flag is equal to the Overflow flag and the Zero Flag is 0.

Operation:

If src1_reg > src2_reg, then PC ← K

Instruction Format:

JG LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

24 bit dighted displacement	0010_1010	24 – bit Signed displacement
-----------------------------	-----------	------------------------------

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

R3 = 0x00053114 0000_0000_0101_0011_0001_0001_0100 R5 = 0x00053113 0000_0000_0101_0011_0001_0001_011

Instruction

CMP R3, R5 Overflow Flag set to 0 JG HERE Negative Flag set to 0

Zero Flag set to 0

.

.

HERE ← PC after Instructions

 C
 N
 O
 P
 Z

 X
 O
 O
 X
 X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

R3 = 0x00053114 0000_0000_0101_0011_0001_0001_0100 R5 = 0x00053114 0000_0000_0101_0011_0001_0001_011

InstructionOverflow Flag set to 0CMP R4, R7Negative Flag set to 0JG HEREZero Flag set to 1.←PC after Instructions

.

HERE

 C
 N
 O
 P
 Z

 X
 O
 1
 X
 X

JUMP IF LESS THAN OR EQUAL

Description:

Jump to an address within the Program Memory if the content in src_reg1 is less than or equivalent to the content in src_reg2. This instruction may also execute if the content in src_reg1 is less than or equivalent to an immediate value. Subtracts src1_reg from src2_reg or an immediate value and updates the Program Status Register. Executes the jump only if the Sign Flag is not equal to the Overflow Flag or the Zero Flag is set to 1.

Operation:

If src1_reg <= src2_reg, then PC ← K

Instruction Format:

JLE LABEL

32-bit Opcode:

 $31\ 30\ 29\ 28\ 27\ 26\ 25\ 24 \\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 09\ 08\ 07\ 06\ 05\ 04\ 03\ 02\ 01\ 00$

0010_1011 24 - bit Signed displacement	
--	--

C	N	0	Р	Z
=	-	-	-	=

EXAMPLE 1 Contents Hex **Binary** R0 = 0x000531140000_0000_0000_0101_0011_0001_0001_0100 R1 = 0x900531131001_0000_0000_0101_0011_0001_0001_0011 Instruction CMP RO, R1 Overflow Flag set to 1 JLE HERE Negative Flag set to 0 Zero Flag set to 0 \leftarrow **HERE** PC after Instructions

 C
 N
 O
 P
 Z

 X
 O
 O
 X
 O

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

R6 = 0xFF05931A 1111_1111_0000_0101_1001_0001_1010 R9 = 0xFF05931A 1111_1111_0000_0101_1001_0011_0001_1010

InstructionOverflow Flag set to 0CMP R6, R9Negative Flag set to 0JLE HEREZero Flag set to 0

.

HERE ← PC after Instructions

 C
 N
 O
 P
 Z

 X
 O
 1
 X
 X

JUMP IF BELOW

Description:

Jump to the next instruction if the content in src_reg1 is greater less than the content in src_reg2. This instruction may also execute if the content in src_reg1 less than an immediate value. This instruction will execute the jump only if the Carry Flag is set to 1 immediate after the previous instruction is executed.

Operation:

If src1_reg < src2_reg, then PC ← K

Instruction Format:

JB LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0040 4400	O.A. Init Circu ad displacement
0010_1100	24 – bit Signed displacement
-	,

C	N	0	Р	Z
=	-	-	-	-

EXAMPLE 1 Contents

Hex

Binary R1 = 0xF1054A41

R2 = 0x10010A74

1111_0001_0000_0101_0100_1010_0100_0001 $0001_0000_0000_0001_0000_1010_0111_0100$

Instruction

ADD R3, R1, R2

JB HERE

Carry Flag set to 1

HERE

 \leftarrow PC after Instructions

C 0 Ρ Ζ Ν Χ

EXAMPLE 2 Contents

Hex

Binary

R6 = 0x1F05531A

 $0001_1111_0000_0101_0101_0011_0001_1010$

Instruction Carry Flag set to 0

SRL R6

JB HERE

 \leftarrow PC after Instructions

HERE

C Ν 0 Ζ Χ 0 Χ

JUMP IF ABOVE OR EQUAL

Description:

Jump to an address within the Program Memory if the content in src_reg1 is greater than or equivalent to the content in src_reg2. This instruction may also execute if the content in src_reg1 is greater than or equivalent to an immediate value. This instruction will execute the jump only if the Carry Flag is set to 0 immediate after the previous instruction is executed.

Operation:

If src1_reg >= src2_reg, then PC ← K

Instruction Format:

JAE LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010_1101 24 - bit Signed displacement	
--	--

C	N	0	Р	Z
=	-	=	-	-

EXAMPLE 1 Contents

Hex

Binary

R1 = 0xF1054A41R2 = 0x10010A74 1111_0001_0000_0101_0100_1010_0100_0001 $0001_0000_0000_0001_0000_1010_0111_0100$

Instruction

ADD R3, R1, R2

JAE HERE

Carry Flag set to 1

PC after Instructions

HERE

С	N	0	Р	Z
1	X	X	X	X

EXAMPLE 2 Contents

Hex

Binary

R6 = 0x1F05531A

 $0001_1111_0000_0101_0101_0011_0001_1010$

Instruction Carry Flag set to 0

SRL R6

JAE HERE

 \leftarrow HERE PC after Instructions

C	N	0	Р	Z	
0	X	X	X	X	

JUMP IF ABOVE

Description:

Jump to an address within the Program Memory if the content in src_reg1 is greater the content in src_reg2. This instruction may also execute if the content in src_reg1 is greater than an immediate value. This instruction will execute the jump only if the Carry Flag is set to 0 and the Zero Flag is set to 0 immediate after the previous instruction is executed.

Operation:

If src1_reg > src2_reg, then PC ← K

Instruction Format:

JA LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

- 1		
	0010_1110	24 – bit Signed displacement

C	N	0	Р	Z
=	-	-	=	-

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

Instruction

DEC R3

JA HERE

Zero Flag set to 1

PC after Instructions

.

.

HERE

С	N	0	Р	Z
0	X	X	Х	1

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

R6 = 0x1F05531A 0001_1111_0000_0101_0101_0001_1010

Instruction

SRL R6 Carry Flag set to 0

JA HERE Overflow Flag Set to 0

•

•

HERE ← PC after Instructions

C	N	0	Р	Z
0	X	Χ	X	X

JUMP IF BELOW OR EQUAL

Description:

Jump to an address within the Program Memory if the content in src1_reg is less than or equivalent to the content in src2_reg. This instruction may also execute if the content in src_reg1 is less than or equivalent to an immediate value. This instruction will execute the jump only if the Carry Flag is set to 1 or the Zero Flag is set to 1 immediate after the previous instruction is executed.

Operation:

If src1_reg <= src2_reg, then PC ← K

Instruction Format:

JBE LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0010 1111	24 - bit Signed displacement
0040_4444	_ :

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE 1 Contents

Hex

Binary R4 = 0xF1111111

R6 = 0x10000000

1111_0001_0001_0001_0001_0001_0001 $0001_0000_0000_0000_0000_0000_0000$

Instruction

ADD R5, R4, R6 JBE HERE

Carry Flag set to 1

Zero Flag set to 0

HERE

 \leftarrow PC after Instructions

C 0 Ν Ζ Χ

EXAMPLE 2 Contents

<u>Hex</u>

Binary

R6 = 0x00000010

 $0000_0000_0000_0000_0000_0000_0001_0000$

Instruction Carry Flag set to 0 SRL R6 Zero Flag Set to 0

JBE HERE

PC after Instructions

HERE

C Ν 0 Ζ Χ 0 Χ

JUMP (relative)

Description:

Jump to an address within the Program Memory. Then program counter gets an immediate value.

Operation:

PC ← K

Instruction Format:

JMP LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0011 0000	24 - bit Signed displacement

 С	N	0	Р	Z
-	-	-	-	-

EXAMPLE

Instruction

JMP HERE ADD RO, R1, R2

.


SUB R5, R4, R3

HERE

 \leftarrow

PC after Instructions

ILLUSTRATION



JUMP (register)

Description:

Jump to an address within the Program Memory. The Program Counter gets the value from the src1_reg.

Operation:

PC ← src1_reg

Instruction Format:

JMP src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
0011_0001	000	src1_reg	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

С	N	0	Р	Z
=	-	=	-	-

EXAMPLE Contents

R1 = 0x0000000F

Location Instruction 0x00000002 JMP R1 0x00000003 ADD R0, R1, R2

.

SUB R5, R4, R3 0x0000000F HERE

(

PC after Instructions

ILLUSTRATION

PC



REGISTER

CALL (relative)

Description:

Jump to an address within the Program Memory. The Stack Pointer gets the value of the Program Counter + 1. After then instruction is executed, the content at the top of the Stack gets popped into the PC. This returns the Program Counter back to the next instruction before the call was made.

Operation:

 $SP \leftarrow PC + 1$, $PC \leftarrow K$

Instruction Format:

LCALL LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0011 0010	24 – bit Signed displacement
0011	

C	N	0	Р	Z
=	-	-	-	-

ILLUSTRATION


STACK

TOP OF STACK



PC

PC gets pushed onto stack first



CALL (register)

Description:

Jump to an address within the Program Memory. The Stack Pointer gets the value of the Program Counter. The Program Counter gets the value from src1_reg. After then instruction is executed, the content at the top of the Stack gets popped into the PC. This returns the Program Counter back to the next instruction before the call was made.

Operation:

SP ← PC + 1, PC ← src1_reg

Instruction Format:


LCALL src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
0011_0011	000	src1_reg	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

C	N	0	Р	Z
-	-	=	=	-

ILLUSTRATION



PC REGISTER

PC gets new value from register

RETURN

Description:

Jumps to the address stored in the Stack Pointer. Before a call is executed, the address of the next instruction gets pushed onto the Stack. After the call is executed, the Stack is popped into the PC, therefore returning the Program Counter to the next instruction.

Operation:

PC ← SP

Instruction Format:


RET

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0011_0100	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

ILLUSTRATION



RETURN FROM INTERRUPT

Description:

Jumps to the address stored in the Stack Pointer. When an interrupt is invoked, the address of the next instruction gets pushed onto the Stack. After the interrupt is executed, the Stack is popped into the PC, therefore returning the Program Counter to the next instruction.

Operation:

PC ← SP

Instruction Format:

RETI

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0011_0101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE


. .

extint: PUSH R0; Save R0 on the Stack

...

POP RO; Restore RO

RETI; Return and enable interrupts



CLEAR CARRY

Description:

Set the content of the Carry Flag to 0.

Operation:

Carry Flag ← 0

Instruction Format:

CLC

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Status Register:

С	N	0	Р	Z
0	-	-	-	-

C: Set to 0.

EXAMPLE 1 Contents

Hex

<u>Binary</u>

R4 = 0xF1111111 R5 = 0x10000000 1111_0001_0001_0001_0001_0001_0001 0001_0000_0000_0000_0000_0000_0000

Instruction

ADD R3, R4, R5 CLC

R3, R4, R5 Carry Flag set to 1

Carry Flag set to 0

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100_0000	000000000000000000000000000000000000000

С	N	0	Р	Z
0	X	X	X	X

EXAMPLE 2 Contents

<u>Hex</u>

<u>ex</u> <u>Binary</u>

Instruction

SLL R4 Carry Flag set to 1
CLC Carry Flag set to 0

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100 0000	000000000000000000000000000000000000000
0 2 0 0 0 0	

С	N	0	Р	Z
0	X	X	X	X

SET CARRY

Description:

Set the content in the Carry Flag to 1.

Operation:

Carry Flag ← 1

Instruction Format:

STC

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Status Register:

С	N	0	Р	Z
1	-	-	-	-

C: Set to 1.

EXAMPLE 1 Contents

Hex

<u>Binary</u>

R1 = 0x01046458 R2 = 0x10000F51 Instruction

ADD R7, R1, R2

Carry Flag set to 0

STC Carry Flag set to 1

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100 0001	000000000000000000000000000000000000000
0100 0001	

С	N	0	Р	Z
1	X	X	X	Χ

EXAMPLE 2 Contents

<u>Hex</u>

<u>Binary</u>

R4 = 0x00001111

0000_0000_0000_0000_0001_0001_0001

Instruction

SRL Carry Flag set to 1
STC Carry Flag set to 1

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100_0001		000000000	000000000000000000000000000000000000000)
С	N	0	Р	Z
1	X	X	Χ	X

COMPLEMENT CARRY

Description:

Set the Carry Flag to 1 if the previous content was 0. Set the Carry Flag to 0 if the previous content was 1.

Operation:

If Carry Flag = 1, then Carry Flag \leftarrow 0. If Carry Flag = 0, then Carry Flag \leftarrow 1.

Instruction Format:

CMC

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100_0010	000000000000000000000000000000000000000
-----------	---

Status Register:

С	N	0	Р	Z
\Leftrightarrow	-	-	-	-

C: Complement the content in the flag.

EXAMPLE 1 Contents

Hex

<u>Binary</u>

R1 = 0x01046458R2 = 0x10000F51 $0000_0001_0000_0100_0110_0100_0101_1000$ 0001_0000_0000_0000_1111_0101_0001

Instruction

ADD R7, R1, R2

CMC

Carry Flag set to 0

Carry Flag set to 1

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100_0010

С	N	0	Р	Z
1	X	X	X	X

EXAMPLE 2 Contents

<u>Hex</u>

Binary

R4 = 0x00001111

Instruction

SRL Carry Flag set to 1 **CMC** Carry Flag set to 0

Binary Instruction Format

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100_0010

С	N	0	Р	Z
0	Χ	X	Χ	X

2012	NEO MATRIX INSTRUCTION SET	

CLEAR INTR. ENABLE

Description:

The interrupt enable allows the processor to receive external interrupts. This instruction clears the interrupt enable, disabling the interrupt.

Operation:

Interrupt Enable ← 0

Instruction Format:

CLI

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

C	N	0	Р	Z
-	-	-	-	-

2012	NEO MATRIX INSTRUCTION SET
121	

SET INTR. ENABLE

Description:

The interrupt enable allows the processor to receive external interrupts. This instruction sets the interrupt enable, enabling the interrupt.

Operation:

Interrupt Enable ← 1

Instruction Format:

STI

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

C	N	0	Р	Z
-	-	-	-	-

2012 N	EO MATRIX INSTRUCTION SET	

HALT

Description:

The processor enters an idle state when there is no immediate instruction to be done. The CPU halts until the next external interrupt if executed.

Operation:

PC ← PC

Instruction Format:

HALT

32-bit Opcode:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

0100 0101	000000000000000000000000000000000000000

С	N	0	Р	Z
-	-	-	-	-

ADDI

Description:

Performs an arithmetic addition between the content of src1_reg and an immediate value and places the result into the dest_reg

Operation:

dest_reg ← src1_reg + K

Instruction Format:

ADDI dest_reg, src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_0000	000	src1_reg	8 - bit immediate value	000	dest_reg

С	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

Hex

<u>Binary</u>

Instruction

R2 = 0x02F11058 Immediate Value ADDI RO, R2, 0x00000097

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_0000	000	00010	0x00000097	000	00000

0000_0010_1111_0001_0001_0000_0101_1000 + 0000_0000_0000_0000_0000_1001_0111

RO ← 0x0x02F110EF

С	N	0	Р	Z	
Х	Х	X	1	Χ	

EXAMPLE 2 Contents

<u>Hex</u>

Binary

R3 = 0xC2D5945A Immediate Value 1100_0010_1101_0101_1001_0100_0101_1010 0000_0000_0000_0000_0000_0000_0001_0001

Instruction

ADDI R1, R3, 0x00000011

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_0000	000	00011	0x0000011	000	00001

1100_0010_1101_0101_1001_0100_0101_1010

+ 0000 0000 0000 0000 0000 0000 0001 0001

1100_0010_1101_0101_1001_0100_0110_1011 → 0xC2D5946B

R1 ← 0xC2D5946B

С	N	0	Р	Z
Х	1	X	0	Х

SUBI

Description:

Performs an arithmetic subtraction between the content of src1_reg and an immediate value and places the result into the dest_reg.

Operation:

dest_reg ← src1_reg - K

Instruction Format:

SUBI dest_reg, src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_0001	000	src1_reg	8 – bit immediate value	000	dest_reg

C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

Hex

<u>Binary</u>

Instruction

R2 = 0x02F11058Immediate Value

 $0000_0010_1111_0001_0001_0000_0101_1000$ $0000_0000_0000_0000_0000_0000_1001_0111$

SUBI RO, R2, 0x00000097

0000_0010_1111_0001_0001_0000_0101_1000 <u>- 0000 0000 0000 0000 0000 0000 1001 0111</u>

0x02F10FC1

RO ← 0x0x02F10FC1

С	N	0	Р	Z
X	X	X	1	X

EXAMPLE 2 Contents

Hex

Binary

R3 = 0xC2D5945AImmediate Value

1100_0010_1101_0101_1001_0100_0101_1010 0000_0000_0000_0000_0001_0001_0001

Instruction

SUBI R1, R3, 0x00001111

1100_0010_1101_0101_1001_0100_0101_1010

0xC2D58349

R1 ← 0xC2D5A56B

 С	N	0	Р	Z
Χ	1	Χ	0	X

MULI

Description:

Performs an arithmetic multiplication between the content of src1_reg and an immediate value and places the lower 64-bit of the result into the dest_reg.

Operation:

Product[127:64]:dest_reg ← src1_reg * K

Instruction Format:

MULI dest_reg, src1_reg, K


32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_0010	000	src1_reg	8 – bit immediate value	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- **N:** Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

ILLUSTRATION



DIVI

Description:

Performs an arithmetic division between the content of src1_reg and an immediate value and places the lower 64-bit of the result into the dest_reg.

Operation:

Quotient[63:0]:dest_reg ← src1_reg + K

Instruction Format:

DIVI dest_reg, src1_reg, K


32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_0011	000	src1_reg	8 – bit immediate value	000	dest_reg

С	N	0	Р	Z
-	\Leftrightarrow	=	\Leftrightarrow	\$

- **N:** Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

ILLUSTRATION



ANDI

Description:

Performs a logical AND between the contents src1_reg and an immediate value and places the result into the dest_reg.

Operation:

dest_reg ← src1_reg & K

Instruction Format:

ANDI dest_reg, src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_1000	000	src1_reg	8 - bit immediate value	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

Instruction

R2 = 0x654A3C51

 $0110_0101_0100_1010_0011_1100_0101_0001$

ANDI RO, R2, 0x00000013

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101 1000	000	00010	0x0000013	000	00000

0110_0101_0100_1010_0011_1100_0101_0001 & 0000_0000_0000_0100_0000_0000_0001_0011

 $0000_0000_0000_0000_0000_0000_0001_0001 \rightarrow 0x00000011$

R0 ← 0x00000011

С	N	0	Р	Z
X	X	X	0	X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R2 = 0xA5A5A5A5 1010_0101_1010_0101_1010_0101

ANDI R4, R2, 0x00000055

Binary Instruction Format

,						
31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00	
0101_1000	000	00010	0x0000055	000	00100	

1010_0101_1010_0101_1010_0101_1010_0101 & 0000_0000_0000_0000_0000_0000_0101_0101

0000_0000_0000_0000_0000_0000_0101 → 0x0000005

R4 ← 0x00000005

С	N	0	Р	Z
X	X	X	0	X

ORI

Description:

Performs a logical OR between the content of src1_reg and an immediate value and places the result into the dest_reg.

Operation:

dest_reg ← src1_reg | K

Instruction Format:

ORI dest_reg, src1_reg, K

32-bit Opcode:

			15 14 13 12 11 10 09 08		
0101_1001	000	src1_reg	8 – bit immediate value	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

Instruction

R2 = 0x654A3C51

 $0110_0101_0100_1010_0011_1100_0101_0001$

ORI RO, R2, 0x00000013

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101 1001	000	00010	0x0000013	000	00000

 $0110_0101_0100_1010_0011_1100_0101_0011 \rightarrow 0x654A3C53$

R0 ← 0x654A3C53

С	N	0	Р	Z
X	X	X	0	X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R2 = 0xA5A5A5A5 1010_0101_1010_0101_1010_0101

ORI R4, R2, 0x00000055

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_1000	000	00010	0x0000055	000	00100

1010_0101_1010_0101_1010_0101_1010_0101

0000 0000 0000 0000 0000 0000 0101 0101

1010_1010_1010_1010_1010_10110_1111_1111 → OxAAAAAAFF

R4 ← OxFAAAAAAFF

C	N	0	Р	Z
X	X	X	0	X

XORI

Description:

Performs a logical XOR between the content src1_reg and an immediate value and places the result into the dest_reg.

Operation:

dest_reg ← src1_reg ^ K

Instruction Format:

XORI dest_reg, src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_1010	000	src1_reg	8 – bit immediate value	000	dest_reg

C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE 1 Contents

<u>Hex</u> <u>Binary</u>

Instruction

R5 = 0x5A36752C

 $0101_1010_0011_0110_0111_0101_0010_1100$

XORI R3, R5, 0x00000063

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_1010	000	00101	0x00000063	000	00011

 $0101_1010_0011_0110_0111_0101_0100_11111 \rightarrow 0x5A36754F$

R3 ← 0x5A36754F

С	N	0	Р	Z
X	X	X	0	X

EXAMPLE 2 Contents

<u>Hex</u> <u>Binary</u>

Instruction R9 = 0xA5A5A5A5 1010_0101_1010_0101_1010_0101

XORI R5, R9, 0x0000005A

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_1000	000	01000	0x000005A	000	00101

1010_0101_1010_0101_1010_0101_1010_0101 0000_0000_0000_0000_0000_0000_0101_1010

R4 ← 0xA5A5A5FF

С	N	0	Р	Z
X	X	X	0	1

2012 NE	O MATRIX INSTRUCTION SET	

CMPI

Description:

This instruction will compare the content of src1_reg and an immediate value. This operation subtracts the immediate value from the contents in src1_reg. Updates the Program Status Register.

Operation:

src1_reg - K

Instruction Format:

CMPI src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_1011	000	src1_reg	8 – bit immediate value	000	dest_reg

C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if the absolute value of the contents of src1_reg is larger than the absolute value of dest_reg; cleared otherwise.
- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if two's complement overflow resulted from the operation; cleared otherwise.
- **P:** Set if the number of 0's is equivalent to the number of 1's in the result.
- **Z:** Set if the result is 0; cleared otherwise.

TESTI

Description:

Tests if an immediate value is zero or negative. Performs a logical AND between the immediate value and itself.

Operation:

dest_reg ← K & K

Instruction Format:

TSTI K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0101_1100	000	src1_reg	8 – bit immediate value	000	dest_reg

Status Register:


С	N	0	Р	Z
-	\Leftrightarrow	0	-	\Leftrightarrow

N: Set if MSB of the result is set; cleared otherwise.

۷: 0; Cleared

Z: Set if the result is 0; cleared otherwise.

EXAMPLE



UPDATED STATUS REGISTERS

F_ADD

Description:

Adds two floating point value and places the result in the dest_reg.

Operation:

 $\stackrel{\cdot}{\text{dest_reg}} \leftarrow \text{src1_reg} + \text{src2_reg}$

Instruction Format:

FADD dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0000	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

<u>Real</u>

Instruction R2 = 31.5 FADD R0, R2, R5 R5 = 22.0

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0000	000	00100	000	00101	000	00000



F_SUB

Description:

Subtracts two floating point value and places the result in the dest_reg.

Operation:

 $\stackrel{\cdot}{\text{dest_reg}} \leftarrow \text{src1_reg} - \text{src2_reg}$

Instruction Format:

FSUB dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0001	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

<u>Real</u>

Instruction R3 = 22.1 FSUB R1, R3, R4 R4 = 11.0

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0001	000	00100	000	00101	000	00000



F_MUL

Description:

Performs a 64-bit multiplication between the contents of two floating point registers and places the result in the dest_reg.

Operation:

dest_reg < src1_reg * src2_reg</pre>

Instruction Format:

FMUL dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0010	000	src1_reg	000	src2_reg	000	dest_reg


С	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

<u>Real</u>

Instruction R8 = 5.5 FMUL R6, R8, R9 R9 = 10.0

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0010	000	01000	000	01001	000	00110



F_DIV

Description:

Performs an arithmetic division between the contents of two floating point registers and places the result into the dest_reg.

Operation:

dest_reg src1_reg / src2_reg

Instruction Format:

FDIV dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0011	000	src1_reg	000	src2_reg	000	dest_reg


С	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

<u>Real</u>

Instruction R5 = 10.0 FDIV R2, R5, R6 R6 = 2.0

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0011	000	00100	000	00101	000	00000



F_INC

Description:

Adds -1.0- one to the content of a floating point register and places the result int0 the dest_reg.

Operation:

 $dest_reg \leftarrow src1_reg + 1$

Instruction Format:

FINC dest_reg, src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0100	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

Real


Instruction

R1 = 10.7

FINC R1

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0100	000	00001	000	00000	000	00001

$$\begin{array}{c}
10.7 \\
+ 1.0 \\
\hline
11.7 \rightarrow R1
\end{array}$$



F_DEC

Description:

Subtract -1.0- one from the content of a floating point and places the result in the dest_reg.

Operation:

dest_reg ← src1_reg - 1

Instruction Format:

FDEC dest_reg, src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

Real


Instruction

R1 = 10.7

FINC R1

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0101	000	00001	000	00000	000	00001

$$\begin{array}{c}
10.7 \\
- 1.0 \\
\hline
9.7 \rightarrow R1
\end{array}$$



F_ZERO

Description:

Clears the floating point register.

Operation:

dest_reg ← 0x00000000

Instruction Format:

FZERO src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0110	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

<u>Real</u>


Instruction R10 = 56.3

FZERO R10

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0110	000	01010	000	00000	000	01010

 $0.0 \rightarrow R10$



F_ONE

Description:

Writes 1.0 into the floating point register.

Operation:

dest_reg ← 0xFFFFFFF

Instruction Format:

ONE src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0111	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

EXAMPLE Contents

<u>Real</u>

Instruction


R9 = 56.3

FONE R9

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_0111	000	01001	000	00000	000	01001

1.0 → R10



F_LDI

Description:

Loads an immediate value a floating point register.

Operation:

dest_reg ← K

Instruction Format:

FLDI dest_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0110_1000	000	src1_reg	Immediate value	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

NEO MATRIX INSTRUCTION SET

2012

EXAMPLE Contents

<u>Real</u>

Instruction

R3 = 56.3

FLDI R3, 27.3

Binary Instruction Format

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
0000_0111	000	00011	27.3	000	00011

27.3 → R10

R3 27.3 IMMEDIATE VALUE

F_LOAD

Description:

Loads the content of a memory location into the dest_reg.

Operation:

dest_reg ← [K]

Instruction Format:

FLD dest_reg ← [K]

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_1001	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE

<u>Hex</u> <u>Binary</u>

R5 = 0x4000004 0100_0000_0000_0000_0000_0000_0100

InstructionMemory LocationContentsFLD R4, [R5]0x4000000027.0

0x40000000 27.0 0x40000004 33.3 0x40000008 05.2

Binary Instruction Format

31 30 29 28 27 26 25 24		20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_1001	000	00101	000	33.3	000	00100

R4 ← 33.3



F_STORE

Description:

Stores the content of a floating point register into a memory location.

Operation:

 $[src2_reg] \leftarrow src1_reg$

Instruction Format:

FST [src2_reg], src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0110_1010	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE

Real

R2 = 55.5

Instruction

R4 = 22.0

FST [R4], R2

Memory LocationContents0x4000000011.10x4000000425.87

0x40000004

88.1

Binary Instruction Format

31	. 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
	0110_1010	000	00010	000	00000	000	00100

0x40000004 ← 55.5

R2 55.5 0x40000000 0x40000004

2012	NEO MATRIX INSTRUCTION SET	

Enhancements

The BIU has been extended to include a Vector mux, which will allow the data input/output bus to be set to the 32 most significant bits or the 32 least significant bits of the Vector buffer depending on the input from the vector output enable. A vector load mux has been added in order to set the Vector buffer to either the 32 most significant, the 32 least significant bits, or to keep the current values in the buffer..

The integer datapath ALU has been extended to include the new Barrel shifter, Rotate shifter, and the swap instructions. The write clock also gets passed into the ALU so that the R register gets stored into the temporary register before any the first swap instruction is executed.

A Vector datapath module has been added to the Execution Unit to format the register data and perform the vector algorithms. The datapath first packages the 64 bit register data into 16 bit registers for both the R and S registers. Once the registers and flags have been packaged, the registers are paired up according to their respective bits and put into a vector ALU. The ALU then performs the specified algorithm on the vector registers and sets the flags. Each ALU outputs a Carry, Negative, Overflow, Zero, and Saturation flag that will be stored in the flags register and the algorithm results will be stored into their respective locations of the vector output register.

V_ADDS

Description:

Performs an arithmetic addition between the contents of two vector registers and places the result into the dest_reg.

Operation:

 $dest_reg \leftarrow src1_reg + src2_reg$

Instruction Format:

VADDS dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0000	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- **N:** Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE Contents

<u>Hex</u>

 Instruction
 R2 = 005F_0010_0005_000Eh

 VADDS R0, R2, R5
 R5 = 0013_0003_0003_0001h

Binary Instruction Format


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0000	000	00010	000	00101	000	00000

 005F
 0010
 0005
 000E

 + 0013
 + 0003
 + 0003
 + 0001

 0072
 0013
 0008
 000F

R0 0072_0013_0008_000F



V_SUBS

Description:

Performs an arithmetic subtration between the contents of two vector registers and places the result into the dest_reg. The result cannot exceed +32767 and -32767.

Operation:

dest_reg ← src1_reg - src2_reg

Instruction Format:

VSUBS dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0001	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z	
\Leftrightarrow	\Leftrightarrow	\$	\Leftrightarrow	\Leftrightarrow	

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE Contents

<u>Hex</u>

 Instruction
 R2 = 005F_0010_0005_000Eh

 VSUBS R0, R2, R5
 R5 = 0013_0003_0003_0001h

Binary Instruction Format


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0001	000	00010	000	00101	000	00000

 005F
 0010
 0005
 000E

 - 0013
 - 0003
 - 0003
 - 0001

 00FB
 0007
 0002
 000D

R0 ← 00FB_0007_0002_000D



V_SUBW

Description:

Performs an arithmetic subtraction between the contents of two vector registers and places the result into the dest_reg. The result may exceed +32767 and -32767.

Operation:

dest_reg ← src1_reg - src2_reg

Instruction Format:

VSUBW dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0010	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z	
\Leftrightarrow	\Leftrightarrow	\$	\Leftrightarrow	\Leftrightarrow	

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE Contents

<u>Hex</u>

 Instruction
 R2 = FFFF_FFFF_FFFF

 VSUBS R0, R2, R5
 R5 = 0000_0000_0000_0000h

Binary Instruction Format


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0010	000	00010	000	00101	000	00000

 FFFF
 FFFF
 FFFF
 FFFF

 - 0000
 - 0000
 - 0000
 - 0002

 1 0000
 0000
 0000
 0001

RO ← 0000_0000_0000



V_LSHL

Description:

Performs a logical shift left on the contents of src1_reg and places the result into the dest_reg.

Operation:

Instruction Format:

VLSHL src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24						
0100 0011	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z	
\Leftrightarrow	\Leftrightarrow	\$	\Leftrightarrow	\Leftrightarrow	


- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE

Instruction

VLSL RO

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0011	000	00000	000	00000	000	00000



V_LSHR

Description:

Performs a logical shift right on the content of src1_reg and places the result into the dest_reg.

Operation:

Instruction Format:

VLSHR src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24		20 19 18 17 16	15 14 13	12 11 10 09 08		04 03 02 01 00
0100_0100	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\$	⇔	⇔


- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

EXAMPLE

Instruction

VLSR RO

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0100	000	00000	000	00000	000	00000



V_AND

Description:

Performs a logical AND between the contents of two vector registers and places the result into the dest_reg.

Operation:

dest_reg ← src1_reg & src2_reg

Instruction Format:

VAND dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0101	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VAND R1, R2, R3

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0101	000	00010	000	00011	000	00001



V_OR

Description:

Performs a logical OR between the contents of two vector registers and places the result into the dest_reg.

Operation:

dest_reg \(\sigma \) src1_reg | src2_reg

Instruction Format:

VOR dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0110	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VOR R1, R2, R3

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0110	000	00010	000	00011	000	00001



V_XOR

Description:

Performs a logical XOR between the contents of two vector registers and places the result into the dest_reg.

Operation:

dest_reg src1_reg ^ src2_reg

Instruction Format:

VXOR dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0111	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VXOR R1, R2, R3

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_0111	000	00010	000	00011	000	00001



V_ANDN

Description:

Performs a logical NAND between the contents of two vector registers and places the result into the dest_reg.

Operation:

dest_reg <- ~(src1_reg & src2_reg)</pre>

Instruction Format:

VANDN dest_reg, src1_reg, src2_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1000	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
-	\Leftrightarrow	-	\Leftrightarrow	\Leftrightarrow

- N: Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VANDN R1, R2, R3

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1000	000	00010	000	00011	000	00001



V_NOT

Description:

Performs a logical NOT on the contents src1_reg and places the result into the dest_reg.

Operation:

dest_reg ← ~src1_reg

Instruction Format:

VNOT src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1001	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
-	\Leftrightarrow	\$	⇔	\Leftrightarrow

- **N:** Set if MSB of the result is set; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VNOT R1

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1001	000	00001	000	00000	000	00001



V_NEGATE

Description:

Performs a logical NOT on the content of src1_reg and then adds 1 to it and places the result into the dest_reg.

Operation:

dest_reg ← ~src1_reg + 1

Instruction Format:

VNEG dest_reg, src1_reg, src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24						
0100 1010	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VNEG R1

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100 1010	000	00001	000	00000	000	00001



V_PASSR

Description:

Places the content of the src1_reg into the dest_reg.

Operation:

dest_reg ← src1_reg

Instruction Format:

VPASSR src1_reg, dest_reg

32-bit Opcode:


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1011	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

Instruction

VPASSR R2, R1

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1011	000	00001	000	00000	000	00010



V_PASSS

Description:

Places the content of the src2_reg into the dest_reg.

Operation:

dest_reg ← src2_reg

Instruction Format:

VPASSS src2_reg, src2_reg

32-bit Opcode:


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1100	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

Instruction

VPASSS R1, R2

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1100	000	00010	000	00000	000	00001



V_COPY

Description:

Copy the contents of the src1_reg and places it into the desst_reg.

Operation:

dest_reg ← src1_reg

Instruction Format:

VCPY dest_reg, src1_reg

32-bit Opcode:


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

Instruction

VCPY R1, R2

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1101	000	00010	000	00000	000	00001



V_COMPARE

Description:

This instruction performs a compare between the contents of two vector registers src2_reg and src1_reg. Subtracts src1_reg from src2_reg and compares the result to zero, but does not store the result. This instruction updates the Program Status Register to use for jump statements.

Operation:

src1_reg - src2_reg == 0

Instruction Format:

VCMP src2_reg, src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1110	000	src1_reg	000	src2_reg	000	dest_reg


C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of MSB of the operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VCMP R2, R5

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1110	000	00010	000	00101	000	00000



V_GT

Description:

Performs an subtraction addition between the contents of two vector registers and places the result into the dest_reg. Updates the flags register.

Operation:

dest_reg ← src1_reg - src2_reg

Instruction Format:

VGT dest_reg, src1_reg, src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24 0100 1111	000					
I OTOO TTTT	1 000	src1_reg	1 000 1	src2_reg	1 000	dest_reg


C	N	0	Р	Z
\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

- **C:** Set if there was carry from MSB of the result; cleared otherwise.
- N: Set if MSB of the result is set; cleared otherwise.
- **O:** Set if MSB of the result is opposite of both MSB of operand; cleared otherwise.
- **P:** Set if number of set bits in result is equivalent to numbers of unset bits; cleared otherwise.
- **Z:** Set if result is 0; cleared otherwise.

Instruction

VGT R2, R5

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
0100_1111	000	00010	000	00000	000	00001



V_SWAP

Description:

Performs a swap between the contents of two vector registers.

Operation:

src1_reg ← dest_reg, dest_reg ← src1_reg

Instruction Format:

VSWAP src1_reg, dest_reg

32-bit Opcode:


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0000	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

Instruction

VSWAP R1, R2

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0000	000	00010	000	00000	000	00001



V_LOAD IMMEDIATE

Description:

Places the content of an immediate value into the dest_reg.

Operation:

dest_reg ← K

Instruction Format:

VLDI dest_reg, K

32-bit Opcode:


31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0001	000	src1_reg	Immediate value	000	dest_reg

C	N	0	Р	Z
=	-	-	=	=

Instruction

VLDI R1, 0x0000_0000_0000_CDEF

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13 12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0001	000	00000	CDEF	000	00001



2012	NEO MATRIX INSTRUCTION SET

V_STORE_PC

Description:

Places the content of the Program Counter into a memory location.

Operation:

MAR[src1_reg] ← PC

Instruction Format:

VSTPC [src1_reg]

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0010	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	-	-	-	-


2012	NEO MATRIX INSTRUCTION SET

SHIFT RIGHT W/ CARRY

Description:

Performs a logical shift right and shifts in the content of the Carry Flag into the MSB.

Operation:



Instruction Format:

SRC src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0011	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	1

	2012 NEO MATRIX INSTRUCTION SET	
210		

SHIFT LEFT W/ CARRY

Description:

Performs a logical shift left and shifts in the content of the Carry Flag into the LSB.

Operation:



Instruction Format:

SLC src1_reg

32-bit Opcode:

1000 0100	000	src1_reg	000	src2_reg	000	dest_reg
31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00

C	N	0	Р	Z
-	-	-	-	-

2012	NEO MATRIX INSTRUCTION SET	

ARITHMETIC ROTATE RIGHT

Description:

Shifts all bits of register src1_reg one place to the right. Copies the content in the MSB before the shift and places it in the MSB after the shift. Bit 0 is loaded into the C Flag of the Status Register.

Operation:



Instruction Format:

ARR src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	=	=	=	=

2012	NEO MATRIX INSTRUCTION SET			

ARITHMETIC ROTATE LEFT

Description:

Shifts all bits of register src1_reg one place to the left. Copies the content in the LSB before the shift and places it in the LSB after the shift. Bit 63 is loaded into the C Flag of the Status Register.

Operation:



Instruction Format:

ARR src1_reg

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0110	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
-	-	-	-	-

2012	2012 NEO MATRIX INSTRUCTION SET			

BARREL ROTATE RIGHT

Description:

Performs a rotate right K times on the content of src1_reg where K is a constant value and places the result into the dest_reg.

Operation:

Instruction Format:

BRR src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_0111	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
=	-	-	-	-

2012	NEO MATRIX INSTRUCTION SET	

BARREL ROTATE LEFT

Description:

Performs a rotate left K times on the content of src1_reg where K is a constant value and places the result into the dest_reg.

Operation:

Instruction Format:

BRL src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_1000	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	-	-	=	-


	2012 NEO MATRIX INSTRUCTION SET	
220		

BARREL LOGICAL SHIFT RIGHT

Description:

Performs a logical shift right K times on the content of src1_reg where K is a constant value and places the result into the dest_reg.

Operation:



Instruction Format:

BLSR src1_reg, K

32-bit Opcode:

3	31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
	1000_1001	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
-	-	-	-	-


2012	NEO MATRIX INSTRUCTION SET

BARREL SHIFT LEFT

Description:

Performs a logical shift left K times on the content of src1_reg where K is a constant value and places the result into the dest_reg.

Operation:



Instruction Format:

BLSL src1_reg, K

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_1010	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
-	-	-	-	-

2012	NEO MATRIX INSTRUCTION SET	

JUMP IF EQUAL

Description:

Execute a jump instruction if the Zero Flag is 1.

Operation:

If Zero Flag = 1, then PC \leftarrow K

Instruction Format:

JΕ

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1000_1111	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	-	-	=	-

	2012 NEO MATRIX INSTRUCTION SET	
226		

JUMP IF NOT EQUAL

Description:

Execute a jump instruction if the Zero Flag is 0.

Operation:

If Zero Flag = 0, then PC \leftarrow K

Instruction Format:

JNE

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_0000	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	-	-	=	=

2012	NEO MATRIX INSTRUCTION SET

NO OPERATION

Description:

This instruction executes without any effect taking place.

Operation:

Instruction Format:

NOP

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_0001	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	-	-	-	-

	2012 NEO MATRIX INSTRUCTION SET	
220		

SET ZERO FLAG

Description:

Set the content in the Zero Flag to 1.

Operation:

Zero Flag ← 1

Instruction Format:

STZ

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_0010	000	src1_reg	000	src2_reg	000	dest_reg

 С	N	0	Р	Z
=	=	=	=	=

2012	NEO MATRIX INSTRUCTION SET	

CLEAR ZERO FLAG

Description:

Set the content of the Zero Flag to 0.

Operation:

. Carry Flag ← 0

Instruction Format:

CLZ

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_0011	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
=	-	-	=	=

2012	NEO MATRIX INSTRUCTION SET
224	

DECREMENT JUMP NOT ZERO

Description:

Subtracts to content of the src1_reg by -1- one. Executes a jump instruction is the zero flag is not set.

Operation:

src1_reg ← src1_reg - 1
If Zero Flag = 0, then PC ← K

Instruction Format:

DJNZ src1_reg, LABEL

32-bit Opcode:

31 30	0 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
	1001_0100	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

	2012 NEO MATRIX INSTRUCTION SET
226	

DECREMENT JUMP IF ZERO

Description:

Subtracts to content of the src1_reg by -1- one. Executes a jump instruction is the zero flag is set.

Operation:

src1_reg ← src1_reg - 1
If Zero Flag = 1, then PC ← K

Instruction Format:

DJZ src1_reg, LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_0101	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

2012	NEO MATRIX INSTRUCTION SET	

COMPARE JUMP NOT EQUAL

Description:

Performs an arithmetic subtraction between the contents of the src1_reg and the src2_reg. Executes a jump instruction if the Zero Flag was not set after the subtraction.

Operation:

src1_reg - src2_reg
If Zero Flag = 0, then PC ←K

Instruction Format:

CJNE src1_reg, src2_reg, LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_0110	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

2012	NEO MATRIX INSTRUCTION SET	

COMPARE JUMP IF EQUAL

Description:

Performs an arithmetic subtraction between the contents of the src1_reg and the src2_reg. Executes a jump instruction if the Zero Flag was set after the subtraction.

Operation:

src1_reg - src2_reg
If Zero Flag = 0, then PC ←K

Instruction Format:

CJE src1_reg, src2_reg, LABEL

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_0111	000	src1_reg	000	src2_reg	000	dest_reg

C	N	0	Р	Z
-	-	-	-	-

2012	NEO MATRIX INSTRUCTION SET	

CLEAR

Description:

Resets all values inside all registers to -0- zero. This includes all registers except for the Program Counter.

Operation:

R0 ← R1 ← R2 ... R32 ← 0

Instruction Format:

CLR

32-bit Opcode:

31 30 29 28 27 26 25 24	23 22 21	20 19 18 17 16	15 14 13	12 11 10 09 08	07 06 05	04 03 02 01 00
1001_1001	000	src1_reg	000	src2_reg	000	dest_reg

С	N	0	Р	Z
=	-	-	-	-

Future Enhancements

A 2x2 Matrix datapath module will be added to the Execution Unit that will format the R and S registers into four sections. The four sections of the R registers will be the rows, and the S registers will be the columns. The R registers will then be input into separate ALUs where the matrix algorithms will take place. Each ALU will take in two R registers and two S registers that will be used to perform the selected algorithm. Each instruction will take at least three clock cycles to execute for each row and have the results from the first two clock cycles will be stored into two temporary registers to be used in the last clock cycle, which will perform the algorithm once again but with the temporary registers. The ALU will output 2 bits for each Carry, Negative, Overflow, and Zero flags that will be stored in the flags register and the algorithm results will be stored in the matrix output register.

Another future enhancement will be to add another MUX to the BIU, which will allow the data input/output bus to be set to the 32 most significant bits or the 32 least significant bits of the Matrix buffer depending on the input of the Matrix output enable. A matrix load MUX will also be added to the BIU in order to set the matrix buffer to the 32 most significant bits, 32 least significant bits, or keep the current values.

NEO MATRIX INSTRUCTION SET 2012

Verilog Implementation

Top Level Module

```
`timescale 1ps / 500fs
// Author: Jose Trujillo, Sokhom Mom
// Email: jtrujillo2007@gmail.com, smom562@hotmail.com
                                         CECS 440
// Create Date: 18:06:30 11/12/2012

// Design Name: CPU_Test_Module

// Project Name: Final Project
// Target Devices: Xc3s500e-5fg320
// Description: This module interconnects the CPU, Memory, and IO.
// Dependencies: CPU, mem, IO
..
......
module CPU_Test_Module;
      // Inputs
      reg sys_clk;
      reg reset;
      // Outputs
      wire int ack;
      wire M_CS;
wire M RD;
     wire M_WR;
wire IO_CS;
wire IO_RD;
     wire IO_WR;
wire [63:0] Address;
      wire [31:0] Data;
      wire intr;
       // Instantiate the Unit Under Test (UUT)
     CPU cpu(sys_clk, reset, intr, int_ack, M_CS, M_RD, M_WR, IO_CS, IO_RD, IO_WR, Address, Data);
      //Instantiate the mem (Memory)
     mem m0 (Address[9:0], Data, M_CS, M_RD, M_WR, sys_clk); io io0 (Address[9:0], Data, IO_CS, IO_RD, IO_WR, sys_clk, intr, int_ack);
    //initial $readmemh("mem01_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem02_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem03_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem03_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem05_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem05_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem06_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem07_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem08_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem09_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem01_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem10_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem12_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem13_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem13_64_Fa12.dat", m0.memarray);
//initial $readmemh("mem14_64_Fa12_Verify_Interrupts_and_Io.dat", m0.memarray); //Interrupt_Test_Module
//initial $readmemh("mem15_64_Fa12.dat", m0.memarray); //Vector
//initial $readmemh("mem15_64_Fa12.dat", m0.memarray); //Vector
//initial $readmemh("mem15_64_Fa12.dat", m0.memarray); //Vector
     always
#50 sys_clk = ~sys_clk;
      initial begin
            $timeformat(-9, 1, " ns", 6);
// Initialize Inputs
             sys_clk = 0;
            reset = 0;
            // Wait 100 ns for global reset to finish
             // Add stimulus here
            @(negedge sys_clk)
reset = 1;
            @(negedge sys_clk)
reset = 0;
            //$readmemh("Mem_for_CU64.dat", m0.memarray);
      end
endmodule
```

Memory Modules & Log Files

MEMORY MODULE #1

```
Starting memory
locations
     @ O
    07_00_00_0F
00_00_00_0F
00_00_00_00
07_00_00_0E
                      // LDI
                                            R15, 0Fh
                                            R14, E0h
                                    LDI
    00 00 00 E0
    00 00 00 00
    07 00 00 0D
                     //
                                  LDI
                                            R13, 88888888_0A0A0Ah
     OA OA OA
     88 88 88
    09 0D 00 0E
                     // c_loop: ST
                                            [R14], R13
    1A_0D_00_0D
                    //
                                    ASR
                                            R13
    14_0E_00_0E
                    //
                                    INC
                                            R14
                     //
    14_0E_00_0E
                                   INC
                                            R14
    15 OF 00 OF
23 FF FF FA
08 OE 00 00
00 00 OE 01
0A 01 00 02
                     //
//
//
                                   DEC
                                            R15
                                 JNZ c_loop
LD RO, [RI
ADD R1, RO,
COPY R2, R1
                     //
                                            RO, [R14]
                     //
                                            R1, R0, R14
                     //
     45_00_00_00
                     //
                                   HALT
    @FE
    89 AB CD EF
    01 23 45 67
```

LOG FILE #1

Registers unaffected during program

Floating Point And Vector Registers E0h + (15 loops x (1 inc + 1 inc)) = FEh

```
[t=76.0 ns M[000000e0] -- 0a0a0a0a M[000000f0] -- 880a0a0a
t=77.0 \text{ ns M}[000000e1] -- 88888888 M[000000f1] -- ff888888
t=78.0 \text{ ns } M[0000000e2] -- 05050505 M[000000f2] -- 44050505
t=79.0 ns M[0000000e3] -- c4444444 M[000000f3] -- ffc44444
t=80.0 \text{ ns } M[0000000e4] -- 02828282
                                      M[000000f4] -- 22028282
t=81.0 ns M[000000e5] -- e2222222
                                      M[00000f5] -- ffe22222
t=82.0 \text{ ns } M[000000066] -- 01414141 M[00000066] -- 11014141
t=83.0 ns M[000000e7] -- f1111111
                                      M[000000f7] -- fff11111
t=84.0 \text{ ns } M[0000000e8] -- 80a0a0a0 M[000000f8] -- 8880a0a0
t=85.0 ns M[000000e9] -- f8888888 M[000000f9] -- fff88888
t=86.0 ns M[000000ea] -- 40505050
                                      M[000000fa] -- 44405050
t=87.0 \text{ ns M}[000000eb] -- fc444444 M[000000fb] -- fffc4444
t=88.0 ns M[000000ec] -- 20282828 M[000000fc] -- 22202828
t=89.0 \text{ ns M}[000000ed] -- fe2222222 M[000000fd] -- fffe2222
t=90.0 \text{ ns } M[000000ee] -- 10141414 M[000000fe] -- 89abcdef
t=91.0 \text{ ns } M[000000ef] -- ff111111 M[000000ff] -- 01234567
```

First Value to be Shifted

Content in E0h gets
AHR once and written
to the next location.
Then that location
gets ASR and written
to the next. Conitues
15 times.

Final Value after 16 Shifts

Starting memory locations

MEMORY MODULE #2

```
07 00 00 OF // LDI R15, F0h
00 00 00 F0
00 00 00 00
08 OF 00 OE
             // LD
                       R14, [R15]
08_0E_00_0D
             // LD
                       R13, [R14]
00_0D_0E_0D
             // ADD R13, R13, R14
25_00_00_04
             // JP
                       +4 {shouldn't jump}
07_00_00_0C
00_00_00_00
80_00_00_00
00_0C_0D_0C
20_00_00_01
             // LDI R12, 8000000000000000h
             //
                  ADD R12, R12, R13
             //
                  JC
                       +1
45 00 00 00
             //
                       {shouldn't execute}
                  HLT
09 OC 00 OF
             //
                  ST
                       [R15], R12
             //
09 0D 00 0E
                       [R14], R13
                  ST
14 OE 00 OE
             //
                  INC R14
14 OE 00 OE
             //
                  INC
                      R14
09 OE 00 OE
             //
                  ST
                       [R14], R14
07 00 00 0B
             //
                  LDI R11, 19h
00_00_00_19
00_00_00_00
31_0B_0B_0B
             //
                 JMP R11
0A_0B_00_0A
             //
                  Three COPY
                  instructions that
0A_0A_00_09
0A_09_00_08
             //
             //
                      shouldn't be done
45 00 00 00
             // HLT
@EF
45 00 00 00
00 00 00 F2
00 00 00 00
FF FF FF OE
7F FF FF FF
FF FF FF FF
5A_5A_5A_5A
12_34_56_78
AB_CD_EF_10
A5_AA_5A_55
FF 00 FF 00
```

LOG FILE #2

Registers unaffected during program

```
t=10.0 ns R[00000000] -- xxxxxxxxxxxxxx R[00000008] -- xxxxxxxxxxxxxxx
t=11.0 ns R[00000001] -- xxxxxxxxxxxxxx R[00000009] -- xxxxxxxxxxxxxx
t=13.0 ns R[00000003] -- xxxxxxxxxxxxxx R[0000000b] -- 0000000000000019
t=14.0 ns R[00000004] -- xxxxxxxxxxxxxxx R[0000000c] -- 00000000000000000 ◀
t=15.0 ns R[00000005] -- xxxxxxxxxxxxx R[0000000d] -- 8000000000000000
t=16.0 ns R[00000006] -- xxxxxxxxxxxxxx R[0000000e] -- 00000000000000f4
t=17.0 ns R[00000007] -- xxxxxxxxxxxxxx R[0000000f] -- 00000000000000f0
                                        R12 + R13 = R12
                                           800000000000000
       Floating Point
                                        + 800000000000000
       And
                                        1 00000000000000000
       Vector Registers
                                                     ST [R15] R12
t=42.0 ns M[0000000e0] -- xxxxxxxx M[000000f0] -- 00000000
t=43.0 \text{ ns M}[0000000e1] -- xxxxxxxxx M[000000f1] -- 000000000-
t=44.0 \text{ ns } M[000000e2] -- xxxxxxxx M[000000f2] -- 00000000
t=45.0 ns M[0000000e3] -- xxxxxxxx M[000000f3] -- 80000000
t=46.0 ns M[0000000e4] -- xxxxxxxx M[000000f4] -- 000000f4
t=47.0 \text{ ns M}[0000000e5] -- xxxxxxxx M[000000f5] -- 00000000
t=48.0 \text{ ns M}[00000006] -- xxxxxxxx M[000000f6] -- 12345678
t=49.0 \text{ ns } M[0000000e7] -- xxxxxxxx M[000000f7] -- abcdef10
t=50.0 \text{ ns } M[0000000e8] -- xxxxxxxx M[000000f8] -- a5aa5a55
t=51.0 \text{ ns } M[0000000e9] -- xxxxxxxx M[000000f9] -- ff00ff00
t=52.0 \text{ ns M}[000000ea] -- xxxxxxxx M[000000fa] -- xxxxxxxx
t=53.0 ns M[000000eb] -- xxxxxxxx M[000000fb] -- xxxxxxxx
t=54.0 \text{ ns M}[0000000ec] -- xxxxxxxx M[000000fc] -- xxxxxxxx
t=55.0 ns M[000000ed] -- xxxxxxxx M[000000fd] -- xxxxxxxx
t=56.0 \text{ ns M}[000000ee] -- xxxxxxxx M[000000fe] -- xxxxxxxx
t=57.0 \text{ ns M}[000000ef] -- 45000000 M[000000ff] -- xxxxxxx
                                        R13 + R14 = R13
                                           7FFFFFFFFFFFF0E
                                        + 0000000000000F2
                                           8000000000000000
```


MEMORY MODULE #3 Starting memory locations 64-bit content Lowed Endian on top Upper Endian on bottom a () 07_00_00_00 // 00 LDI R0, 07h FF FF FF FF 00_00_00_07 // 01 FF FF FF FF 00_00_00_00 31_00_00_00 45_00_00_00 // 02 FF FF FF FE // 03 JMP R0 FF FF FF FF // 04 HLT FF_FF_FF_FD 0A 00 00 1F // 05 COPY R31, R0 FF_FF_FF_FF 14 1F 00 1F // 06 INC R31 FF_FF_FF_FC // 07 0A 00 00 01 COPY R1, R0 FF_FF_FF_FF 14 01 00 01 // 08 INC R1 FF_FF_FF_FB FF_FF_FF_FF // 09 07 00 00 02 LDI R2, FEh Contents from // OA 00 00 00 FE FF FF FF FA memory location 00_00_00_00 // OB FF FF FF FF E0 - FF 01_02_02_03 // OC SUB R3, R2, R2 FF FF FF F9 19_00_00_00 // OD LSL R0 FF FF FF FF // OE 09_00_00_02 ST [R2], R0 FF FF FF F8 14_03_00_03 // OF INC R3 FF FF FF FF 15_02_00_02 15_02_00_02 0E_01_03_00 // 10 DEC R2 FF FF FF F7 // 11 DEC R2 FF FF FF FF // 12 CMP R1, R3 FF_FF_FF_F6 23_FF_FF_F9 // 13 -7 JNZ FF_FF_FF_FF 02 01 03 04 // 14 MUL R4,R1,R3 FF_FF_FF_F5 45 00 00 00 // 15 HLT FF_FF_FF_FF FF_FF_FF_F4 FF_FF_FF FF FF FF F3 FF FF FF FF FF FF FF F2 FF FF FF FF FF FF FF F1 FF FF FF FF FF FF FF F0

FF FF FF FF


LOG FILE #3

Registers unaffected during program t=29.0 ns R[00000000] -- 000000000000000 R[00000008] -- xxxxxxxxxxxxxxxx t=30.0 ns R[00000001] -- 000000000000000 R[00000009] -- xxxxxxxxxxxxxxxx t=31.0 ns R[00000002] -- 00000000000000ee R[0000000a] -- xxxxxxxxxxxxxxxxxxxxxxxx t=32.0 ns R[00000003] -- 00000000000000 R[0000000b] -- xxxxxxxxxxxxxxx t=33.0 ns R[00000004] -- 000000000000000 R[0000000c] -- xxxxxxxxxxxxxxxx t=35.0 ns R[00000006] -- xxxxxxxxxxxxx R[0000000e] -- xxxxxxxxxxxxx t=36.0 ns R[00000007] -- xxxxxxxxxxxxx R[0000000f] -- xxxxxxxxxxxxx Floating Point Ending of LSL Vector Registers 07h << 8 t=61.0 ns M[000000e0] -- ffffffffM[000000f0] -- 00000700t=62.0 ns M[000000e1] -- ffffffff M[000000f1] -- 00000000 t=63.0 ns M[000000e2] -- fffffffeM[00000f2] -- 00000380 t=64.0 ns M[000000e3] -- ffffffff M[00000f3] -- 0000000 t=65.0 ns M[000000e4] -- fffffffdM[000000f4] -- 000001c0t=66.0 ns M[000000e5] -- ffffffffM[00000f5] -- 0000000 t=67.0 ns M[000000e6] -- fffffffcM[000000f6] -- 000000e0t=68.0 ns M[000000e7] -- ffffffffM[000000f7] -- 00000000t=69.0 ns M[00000008] -- fffffffb M[000000f8] -- 00000070t=70.0 ns M[000000e9] -- ffffffffM[000000f9] -- 00000000t=71.0 ns M[0000000ea] -- fffffffa M[000000fa] -- 00000038t=72.0 ns M[000000eb] -- ffffffff M[000000fb] -- 00000000 t=73.0 ns M[000000ec] -- fffffff9 M[000000fc] -- 0000001c t=74.0 ns M[000000ed] -- ffffffff M[000000fd] -- 00000000t=75.0 ns M[000000ee] -- fffffff8 M[000000fe] -- 0000000e t=76.0 ns M[000000ef] -- ffffffff M[000000ff] -- 00000000 Beginning of

LSL loop with value 07h



Registers unaffected during program t=28.0 ns R[00000000] -- xxxxxxxxxxxxxxx R[00000008] -- 0000000000000004 t=29.0 ns R[00000001] -- xxxxxxxxxxxxxxxx R[00000009] -- ffffffffffffffft=30.0 ns R[00000002] -- xxxxxxxxxxxxxxx R[0000000a] -- fffffffffffffc0 \blacktriangleleft t=31.0 ns R[00000003] -- xxxxxxxxxxxxxx R[0000000b] -- 0000000000000000 t=32.0 ns R[00000004] -- xxxxxxxxxxxxxx R[0000000c] -- 000000000000102 t=33.0 ns R[00000005] -- xxxxxxxxxxxxxx R[0000000d] -- 0000000000000100 R13 / R9 = R10100 / FFFFFFFFFFFFF = FFFFFFFFFFFC0 Floating Point FFFFFFFFFFFC0 xor FFFFFFFFFFFF = 3Ch And R8 + R9 = R6**Vector Registers** t=60.0 ns M[0000000e0] -- ffffffff M[000000f0] -- 00000001t=61.0 ns M[0000000e1] -- ffffffff M[000000f1] -- 00000000 t=62.0 ns M[0000000e2] -- 00000001 M[000000f2] -- ffffffff t=63.0 ns M[0000000e3] -- 000000000 M[000000f3] -- ffffffff \triangleright t=64.0 ns M[000000e4] -- fffffffe M[000000f4] -- 00000002 t=65.0 ns M[000000e5] -- ffffffffM[000000f5] -- 00000000t=66.0 ns M[000000e6] -- 00000002 M[000000f6] -- fffffffe t=67.0 ns M[000000e7] -- 00000000M[00000f7] -- fffffff t=68.0 ns M[000000e8] -- fffffffd M[00000f8] -- 00000003 t=69.0 ns M[000000e9] -- ffffffffM[000000f9] -- 00000000 t=70.0 ns M[000000ea] -- 00000003 M[000000fa] -- fffffffd ◀ t=71.0 ns M[0000000eb] -- 00000000 M[000000fb] -- ffffffff \rightarrow t=72.0 ns M[000000ec] -- fffffffc M[00000fc] -- 00000004 t=73.0 ns M[000000ed] -- ffffffff M[000000fd] -- 00000000 t=74.0 ns M[0000000ee] -- 00000004M[00000fe] -- fffffffc ◆ t=75.0 ns M[000000ef] -- 00000000 M[000000ff] -- ffffffff The contents of E0h = F2hE4h = F6hE8h = FAhECh = FEh




Registers unaffected during program

R13 / R9 = R10 F8/fffffffffffffc = ffffffffffffffc2

Floating Point And Vector Registers Contents of E2 and E3 gets written into F0 and F1 via ST [R13], R8 Repeats to FF and gets contents from location from E0 = E0 +4


```
t=61.0 \text{ ns } M[000000e0] -- ffffffff M[000000f0] -- 00000001
t=62.0 \text{ ns M}[000000e1] -- ffffffff M[000000f1] -- 00000000
t=63.0 \text{ ns } M[000000e2] -- 00000001 M[000000f2] -- 00000002
t=64.0 \text{ ns M}[0000000e3] -- 00000000 M[000000f3] -- 00000000
t=65.0 \text{ ns M}[0000000e4] -- fffffffe M[000000f4] -- 00000003
t=66.0 \text{ ns } M[000000e5] -- ffffffff
                                     M[000000f5] -- 00000000
t=67.0 ns M[000000e6] -- 00000002
                                     M[00000f6] -- 00000004
t=68.0 ns M[000000e7] -- 00000000
                                     M[00000f7] -- 00000000
t=69.0 ns M[000000e8] -- fffffffd M[000000f8] -- ffffffff
t=70.0 \text{ ns } M[000000e9] -- ffffffff
                                     M[000000f9] -- ffffffff
t=71.0 ns M[000000ea] -- 00000003
                                     M[00000fa] -- fffffffe
t=72.0 \text{ ns M}[0000000eb] -- 000000000 M[0000000fb] -- ffffffff
t=73.0 ns M[000000ec] -- ffffffc
                                     M[00000fc] -- fffffffd
t=74.0 ns M[0000000ed] -- ffffffff M[000000fd] -- ffffffff
t=75.0 \text{ ns M}[000000ee] -- 00000004 M[000000fe] -- fffffffc
t=76.0 \text{ ns M}[0000000ef] -- 00000000 M[000000ff] -- ffffffff
```

Contents of E0 and E1 gets written into F8 and F9 via ST [R12], R9 Repeats to FF and gets contents from location from E0 = E0 +4




R0 gets loaded with content of E0h. Memory Location gets incremented by 4. Next register gets loaded by content from the incremented memory location. Repeats up to R6.


```
t=44.0 ns R[00000000] -- fffffffffffffff
                                       R[00000008] -- 0000000000000000
t=45.0 ns R[00000001] -- ffffffffffffff
                                       R[00000009] -- xxxxxxxxxxxxxx
t=46.0 ns R[00000002] -- fffffffffffffff
                                       R[0000000a] -- xxxxxxxxxxxxxxxx
t=47.0 ns R[00000003] -- ffffffffffffff
                                       R[0000000b] -- fffffffffffffc
t=48.0 ns R[00000004] -- fffffffffffffb
                                       R[000000c] -- 0000000000000000
t=49.0 ns R[00000005] -- ffffffffffffff
                                       R[000000d] -- 000000000000000
t=50.0 ns R[00000006] -- fffffffffffffff
                                       R[0000000f] -- 0000000000000000
                                                       R13 = E0h
                                                                 R14 = F0h
                                                       ADD 2 to E0h and F0h
        Floating Point
                               \simfffffffffffff8h = 7h + 1 = 8h
                                                       Loop 8 times
        And
                               LSL 8h = 10h \times 2 = 20h
                                                       E0h (2x8) = F0h
        Vector Registers
                                                       F0h(2x8) = 100h
t=76.0 \text{ ns } M[0000000e0] -- ffffffff M[000000f0] -- 00000001
t=77.0 \text{ ns M}[000000e1] -- ffffffff
                                       M[000000f1] = 00000000
t=78.0 \text{ ns } M[0000000e2] -- 00000001 M[000000f2] -- ffffffff
t=79.0 \text{ ns M}[0000000e3] -- 000000000 M[000000f3] -- ffffffff
                                       M[000000f4] -- 00000002
t=80.0 \text{ ns } M[000000e4] -- fffffffe
t=81.0 ns M[000000e5] -- ffffffff M[000000f5] -- 00000000
t=82.0 \text{ ns M}[00000006] -- 000000002 M[00000016] -- ffffffffe
t=83.0 \text{ ns M}[0000000e7] -- 000000000 M[000000f7] -- fffffffff
t=84.0 \text{ ns } M[000000e8] -- fffffffd M[000000f8] -- 00000003
t=86.0 \text{ ns M}[0000000ea] -- 000000003 M[000000fa] -- fffffffd
                                       M[00000fb] -- ffffffff
t=87.0 ns M[000000eb] -- 00000000
t=88.0 ns M[000000ec] -- ffffffc
                                       M[000000fc] -- 00000004 ◀
                                       M1000000fdl -- 00000000
t=89.0 ns M[000000ed] -- ffffffff
t=90.0 \text{ ns M}[0000000ee] -- 00000004 M[000000fe] -- fffffffc
t=91.0 \text{ ns } M[000000ef] -- 00000000
                                       M[00000ff] -- ffffffff
                                            Contents of memory location
                                            EEh gets written to FCh via
                                            ST [R14], R11 after 8 loops
```



```
NOT R6, R2
  t=59.0 ns R[00000000] -- 000000000000000 R[00000008] -- 000000000000000
  t=61.0 ns R[00000002] -- ffff80000000000 R[0000000a] -- e00000000000000
  t=65.0 ns R[00000006] -- 00007fffffffffff R[0000000e] -- 0000000000000000
  t=66.0 ns R[00000007] -- 00000000000000 R[0000000f] -- 7ffffffffffffffff
                                    COPY R9, R15
         Floating Point
         And
         Vector Registers
  t=91.0 \text{ ns } M[000000e0] -- 00000000 M[000000f0] -- 00000000
  t=92.0 \text{ ns } M[000000e1] -- ffff8000 M[000000f1] -- e0000000
  t=93.0 \text{ ns } M[000000e2] -- 00000000 M[000000f2] -- 00000000
  t=94.0 \text{ ns M}[0000000e3] -- fffe0000 M[000000f3] -- f8000000
  t=95.0 \text{ ns M}[00000004] -- 00000000 M[000000f4] -- 00000000
  t=96.0 \text{ ns M}[0000000e5] -- fff80000 M[000000f5] -- fe000000
  t=97.0 \text{ ns } M[000000e6] -- 00000000 M[000000f6] -- 00000000
  t=98.0 \text{ ns } M[0000000e7] -- ffe00000 M[000000f7] -- ff800000
  t=99.0 \text{ ns M}[00000008] -- 00000000 M[000000f8] -- 00000000
  t=100.0 \text{ ns } M[0000000e9] -- ff800000 M[000000f9] -- ffe00000
  t=101.0 ns M[000000ea] -- 00000000 M[000000fa] -- 00000000
  t=102.0 \text{ ns M}[0000000eb] -- fe000000 M[000000fb] -- fff80000
  t=103.0 \text{ ns } M[000000ec] -- 00000000 M[000000fc] -- 00000000
  t=104.0 \text{ ns M}[000000ed] -- f8000000 M[000000fd] -- fffe0000
  t=105.0 ns M[000000ee] -- 00000000 M[000000fe] -- 00000000
  t=106.0 ns M[000000ef] -- e0000000 M[000000ff] -- ffff8000 J
           LOOP 8 times
           Memory Location E0h ← Contents FEh
           Increment E0 by 2.
           Decrement FE by 2.
```



LOG FILE #8 Initial values before being DEC R5 till R5 = 0, then NOT R5 R5 = FFFFFFFFFFFFh rotated COPY R6, R5 t=36.0 ns R[000000000] -- 0 \$t\$ 0t=37.0 ns R[00000001] -- 5a5a5a5a5a5a5a5a R[00000009] -- xxxxxxxxxxxxxxx t=40.0 ns R[00000004] -- 000000000000000000 R[0000000c] -- xxxxxxxxxxxxxxxxx t=43.0 ns R[00000007] -- 0000000000000000 R[0000000f] -- xxxxxxxxxxxxxxxx R1 = 5A5A5A5A5A5A5A6h Rotated left 1, 2, 3 and 4 times RO = OFOFOFOFOFOFOFh Rotated left 1, 2, 3 and 4 times t=68.0 ns M[0000000e0] -- ele1e1e1 M[00000f0] -- 87878787 M[000000f1] -- 87878787t=69.0 ns M[0000000e1] -- elelele1 t=70.0 ns M[0000000e2] -- 4b4b4b4b M[000000f2] -- 2d2d2d2d t=71.0 ns M[000000e3] -- 4b4b4b4bM[00000f3] -- 2d2d2d2d M[000000f4] -- 41414141 t=72.0 ns M[000000e4] -- 05050505 t=73.0 ns M[000000e5] -- 05050505 M[000000f5] -- 41414141 t=74.0 ns M[000000e6] -- f1f1f1f1M[00000f6] -- 7c7c7c7c t=75.0 ns M[000000e7] -- f1f1f1f1 M[000000f7] -- 7c7c7c7ct=76.0 ns M[000000e8] -- c3c3c3c3 M[000000f8] -- Of0f0f0f t=77.0 ns M[000000e9] -- c3c3c3c3M[000000f9] -- 0f0f0f0ft=78.0 ns M[000000ea] -- 96969696 M[000000fa] -- 5a5a5a5a M[000000fb] -- 5a5a5a5a t=79.0 ns M[000000eb] -- 96969696 t=80.0 ns M[000000ec] -- 82828282 M[000000fc] -- a0a0a0a0t=81.0 ns M[000000ed] -- 82828282 M[00000fd] -- a0a0a0a0 t=82.0 ns M[000000ee] -- f8f8f8f8 M[000000fe] -- 3e3e3e3e M[000000ff] -- 3e3e3e3et=83.0 ns M[000000ef] -- f8f8f8f8 R2 = AOAOAOAOAOAOAOhRotated left 1, 2, 3 and 4 times R2 = AOAOAOAOAOAOAOhRotated left 1, 2, 3 and 4 times



```
LOG FILE #9
   R3 copied into R4, R5, R6,
   R7, R8, R9, R10, and R11
      R0 \text{ xor } R1 = R2
      NEGATE R2
t=35.0 ns R[00000000] -- 17171717171714 R[00000008] -- ffffffffffffffff
t=36.0 ns R[00000001] -- e8e8e8e8e8e8e8e8 R[00000009] -- ffffffffffffffff
t=37.0 ns R[00000002] -- 000000000000004 R[0000000a] -- ffffffffffffffff
t=38.0 ns R[00000003] -- ffffffffffffffff R[0000000b] -- ffffffffffffffff
t=39.0 \text{ ns } R[00000004] -- fffffffffffffffff R[0000000c] -- 0000000000000100
t=41.0 \text{ ns } R[00000006] -- ffffffffffffffffff R[0000000e] -- 0000000000000100
t=42.0 \text{ ns } R[00000007] -- ffffffffffffffff R[0000000f] -- 000000000000000
                                           ROL 1E1E1E1E1E1E1E1E =
                                               3C3C3C3C3C3C3C3C
                                           xor C3C3C3C3C3C3C3C3
                                               FFFFFFFFFFFFFFF
t=67.0 \text{ ns } M[000000e0] -- c3c3c3c3
                                      M[000000f0] -- ffffffff
t=68.0 \text{ ns } M[000000e1] -- c3c3c3c3
                                      M[00000f1] -- fffffff
t=69.0 ns M[0000000e2] -- lelelele
                                      M[000000f2] -- 0000001
t=70.0 ns M[0000000e3] -- lelelele
                                      M[000000f3] -- 00000000
t=71.0 \text{ ns } M[0000000e4] -- f1f1f1f0
                                      M[00000f4] -- fffffffe
t=72.0 ns M[000000e5] -- f1f1f1f1
                                      M[00000f5] -- fffffff_
                                                                       NEGATE
t=73.0 \text{ ns } M[0000000e6] -- 07070707
                                      M[000000f6] -- 00000002
t=74.0 ns M[000000e7] -- 07070707
                                      M[000000f7] -- 00000000_
t=75.0 ns M[0000000e8] -- e3e3e3e1
                                      M[00000f8] -- fffffffd
                                      M[000000f9] -- ffffffff
t=76.0 ns M[0000000e9] -- e3e3e3e3
t=77.0 ns M[0000000ea] -- 0e0e0e0e
                                      M[00000fa] -- 00000003
                                                                       NEGATE
t=78.0 ns M[000000eb] -- 0e0e0e0e
                                      M[00000fb] -- 00000000
t=79.0 \text{ ns M}[0000000ec] -- 17171714
                                      M[00000fc] -- ffffffc
                                      M[00000fd] -- ffffffff
t=80.0 ns M[000000ed] -- 17171717
                                                                       NEGATE
t=81.0 \text{ ns M}[0000000ee] -- 74747474
                                      M[000000fe] -- 00000004
t=82.0 \text{ ns M}[0000000ef] -- 74747474
                                      M[000000ff] -- 00000000
```


```
Starting memory
locations
                                                @E0
   07 00 00 OF
               //00 LDI R15, F0h
                                                FF FF FF FF
                                                            //E0 -1
   00 00 00 F0
               //01
                                               FF FF FF FF
                                                            //E1
   00 00 00 00
               //02
                                               FF FF FF FE
                                                            //E2 -2
   07 00 00 0E
               //03 LDI R14, E0h
                                               FF FF FF FF
                                                            //E3
   00_00_00_E0
               //04
                                               FF_FF_FF_FD
                                                            //E4 - 3
   00_00_00
                                                FF_FF_FF_FF
               //05
                                                            //E5
                                                FF_FF_FC
   32_00_00_19
               //06 CALL @20h
                                                            //E6 -4
   20_00_00_08
                           @10h
                                                FF_FF_FF_FF
               //07 JC
                                                            //E7
   02_00_01_02
09_02_00_0F
               //08 MUL
                           R2,
                                R0, R1
                                                FF_FF_FF_FB
                                                            //E8 -5
                                                FF FF FF FF
               //09
                     ST
                          [R15], R2
                                                             //E9
   50 OF 02 OF
                                               FF FF FF FA
               //OA
                     ADDi R15, R15, 2
                                                            //EA -6
   12 00 00 00
                                               FF FF FF FF
               //OB NEG
                                                            //EB
                           R0
   03 01 00 03
                           R3, R1, R0
                                               FF FF FF F9
               //OC DIV
                                                            //EC -7
   09 03 00 OF
               //0D
                                               FF FF FF FF
                                                            //ED
                     ST
                          [R15], R3
   50 OF 02 OF
               //0E
                    ADDi R15, R15, 2
                                               FF FF FF FF
                                                            //EE -1
   30 FF FF F6
               //0F
                           <u>@</u> 6
                                               FF FF FF FF
                                                            //EF
                     JMP
   02 00 01 02
               //10 MUL
                           R2, R0, R1
                                              FF FF FF F7
                                                            //F0 -9
   09 02 00 OF
               //11 ST
                          [R15], R2
                                               FF FF FF FF
                                                            //F1
                                              FF FF FF F6
                                                            //F2 -10
   50 OF 02 OF
               //12 ADDi R15, R15, 2
               //13 NEG
                                               FF_FF_FF_FF
   12_01_00_01
                           R1
                                                            //F3
   03_00_01_03
               //14
                     DIV
                           R3, R0, R1
                                               FF_FF_FF_F5
                                                            //F4 -11
   09_03_00_0F
               //15
                     ST
                          [R15], R3
                                                FF_FF_FF_FF
                                                             //F5
               //16
   45 00 00 00
                     HALT
                                                FF_FF_FF_F4
                                                            //F6 -12
                                                FF_FF_FF
                                                             //F7
   @20
                                               FF FF FF F3
                                                             //F8 -13
                                               FF FF FF FF
   08 OE 00 00
                          R0, [R14]
               //20
                     LD
                                                            //F9
   50 0E 02 0E
                                              FF FF FF F2
               //21 ADDi R14, R14, 2
                                                            //FA -14
   08 0E 00 01
               //22 LD
                          R1, [R14]
                                               FF FF FF FF
                                                            //FB
                                              FF FF FF F1
   50 OE 02 OE
               //23 ADDi R14, R14, 2
                                                            //FC -15
   0E 00 01 00
               //24 CMP RO, R1
                                               FF FF FF FF
                                                            //FD
   29 00 00 02
               //25 JGE
                                               FF FF FF F0 //FE -16
                          @28h
   41 00 00 00
               //26 STC
                                                FF FF FF FF //FF
   34 00 00 00
               //27 RET
   40 00 00 00
              //28 CLC
   34_00_00_00 //29 RET
   55 00 00 00 //2A HALT
                           {Safety Net}
```

```
Memory Location
EEh gets NEGATE
put into R1
    t=38.0 ns R[00000000] -- fffffffffffffff R[00000008] -- xxxxxxxxxxxxxxxx
   t=39.0 ns R[00000001] -- 000000000000001 R[00000009] -- xxxxxxxxxxxxxxx
    t=40.0 ns R[00000002] -- 000000000000000 R[0000000a] -- xxxxxxxxxxxxxxxxx
    t=42.0 ns R[00000004] -- 000000000000000 R[0000000c] -- xxxxxxxxxxxxxxxx
    t=43.0 ns R[00000005] -- xxxxxxxxxxxxxx R[0000000d] -- xxxxxxxxxxxxxx
    t=44.0 ns R[00000006] -- xxxxxxxxxxxxxx R[0000000e] -- 0000000000000000
    t=45.0 ns R[00000007] -- xxxxxxxxxxxxxx R[0000000f] -- 00000000000000fe
          R0 / R1 = R3
        Remainder of R0 / R1
    t=70.0 \text{ ns } M[0000000e0] -- ffffffff M[000000f0] -- 00000002
    t=71.0 \text{ ns } M[000000e1] -- ffffffff M[000000f1] -- 00000000
    t=72.0 \text{ ns } M[000000e2] -- fffffffe M[000000f2] -- fffffffe
    t=73.0 \text{ ns } M[000000e3] -- ffffffff
                                          M[00000f3] -- fffffff
    t=74.0 \text{ ns M}[0000000e4] -- fffffffd M[000000f4] -- 0000000c
    t=75.0 \text{ ns } M[000000e5] -- ffffffff
                                          M[000000f5] -- 00000000
    t=76.0 \text{ ns } M[000000e6] -- fffffffc
                                          M[00000f6] -- fffffff
    t=77.0 \text{ ns M}[000000e7] -- ffffffff
                                          M[00000f7] -- fffffff
    t=78.0 \text{ ns } M[0000000e8] -- fffffffb
                                          M[00000f8] -- 0000001e
    t=79.0 \text{ ns } M[000000e9] -- ffffffff
                                          M[000000f9] -- 00000000
    t=80.0 ns M[000000ea] -- fffffffa
                                          M[00000fa] -- ffffffff
                                          M[000000fb] -- ffffffff
    t=81.0 ns M[000000eb] -- ffffffff
    t=82.0 \text{ ns M}[0000000ec] -- fffffff9
                                          M[00000fc] -- 0000007
                                          M[00000fd] -- 0000000
    t=83.0 ns M[000000ed] -- ffffffff
    t=84.0 ns M[000000ee] -- ffffffff
                                          M[000000fe] -- fffffff9
    t=85.0 \text{ ns M}[0000000ef] -- ffffffff M[000000ff] -- ffffffff
```

```
Starting memory
locations
   07 00 00 00
                //00
                      LDI RO,
                                  13h
                                             ;R0 <-- 13h
   00 00 00 13
                //01
   00 00 00 00
                //02
   51 00 05 01
                //03
                       SUBi R1, R0,
                                       05h
                                           ;R1 <-- 0Eh
                                                             for 13h^^(Eh)
                //04
   0A_00_00_02
                       COPY R2, R0
                                            ;R2 <-- 13h
                                             ;intermiediate results buffer
   07_00_00_0F
                //05
                       LDI R15, E0h
   00_00_00_E0
                //06
  00 00 00 00
50 01 12 0E
33 0E 00 00
09 03 00 0F
                 //07
                 //08
                       ADDi R14, R1, 12h; R14 <-- 20h
                //09
                       CALL [R14]
                 //0A
                       STO
                            [R15], R3
   45 00 00 00
                //0B
                       HALT
                                                                  64-bit content
                                                                  Lowed Endian on top
                                                                  Upper Endian on bottom
  @20
                                                     @E0
   5B 01 00 00 //20 CMPi R1, 0
                                                     FF FF FF FF
   23_00_00_01
                //21
                       JNE
                             @23
                                                    FF_FF_FF_FF
   34_00_00_00
                //22
                       RET
                                                     FF_FF_FE_FE
                                                     FF_FF_FF_FF
   02_02_00_02
                //23
                       MUL
                              R2, R2,
                                                     FF_FF_FF_FD
   15 01 00 01
                //24
                       DEC
                              R1
                                                    FF FF FF FF
                                                    FF FF FF FC
   09 02 00 OF
                //25
                            [R15], R2
                       STO
   50 OF 02 OF
                                                    FF FF FF FF
                //26
                       ADDi R15, R15,
                                         2
   33 0E 00 00
                //27
                                                    FF FF FF FB
                       CALL [R14]
                                                                                        Contents from
                                                    FF FF FF FF
   30 FF FF F7 //28
                      JMP
                             @20
                                                                                       memory location
                                                    FF FF FF FA
                                                    FF FF FF FF
                                                                                       E0 - EF
                                                     FF FF FF F9
                                                     FF FF FF FF
                                                     FF FF FF F8
                                                     FF_FF_FF_FF
                                                     FF_FF_FF_F7
                                                     FF_FF_FF_FF
                                                     FF_FF_FF_F6
                                                     FF_FF_FF_FF
FF_FF_FF_F5
                                                     FF FF FF FF
                                                     FF FF FF F4
                                                     FF FF FF FF
                                                     FF FF FF F3
                                                     FF FF FF FF
                                                     FF FF FF F2
                                                     FF FF FF FF
                                                     FF FF FF F1
                                                     FF_FF_FF_FF
                                                     FF FF FF F0
                                                     FF_FF_FF
```

```
R15 = FCh
           STO [R15], R3
     t=81.0 ns R[00000000] -- 000000000000013 R[00000008] -- xxxxxxxxxxxxxxxxxxxxxxxxx
     t=82.0 ns R[00000001] -- 000000000000000 R[00000009] -- xxxxxxxxxxxxxxx
     t=83.0 ns R[00000002] -- d2ae3299c1c4aedb R[0000000a] -- xxxxxxxxxxxxxxxx
     t=85.0 ns R[00000004] -- xxxxxxxxxxxxxxx R[0000000c] -- xxxxxxxxxxxxxxx
     t=86.0 ns R[00000005] -- xxxxxxxxxxxxxx R[0000000d] -- xxxxxxxxxxxxxxxxx
     t=88.0 ns R[00000007] -- xxxxxxxxxxxxxx R[0000000f] -- 0000000000000fc
                         Registers unaffected
                         during program
          13h \times 13h = 169h
          Beginning of loop
     t=113.0 ns M[000000e0] -- 00000169 M[000000f0] -- 8006c189
     t=114.0 \text{ ns } M[000000e1] -- 00000000 M[000000f1] -- 00000593
x 13h
     t=115.0 ns M[000000e2] -- 00001acb M[000000f2] -- 80805d2b
    t=116.0 \text{ ns M}[000000e3] -- 00000000 M[000000f3] -- 000069f2
x 13h
     t=117.0 \text{ ns } M[000000e4] -- 0001fd11 M[000000f4] -- 8986ea31
     t=118.0 \text{ ns } M[000000e5] -- 00000000 M[000000f5] -- 0007dcff
x 13h
     t=119.0 \text{ ns } M[0000000e6] -- 0025c843 M[000000f6] -- 350361a3
     t=120.0 \text{ ns } M[000000e7] -- 00000000 M[000000f7] -- 009566f7
x 13h
     t=121.0 ns M[000000e8] -- 02cddcf9 M[000000f8] -- ef403f19
     _t=122.0 ns M[000000e9] -- 00000000 M[000000f9] -- 0b16a458
x 13h
    t=123.0 ns M[000000ea] -- 3547667b M[000000fa] -- c1c4aedb
                                                                        End of loop
     _t=124.0 ns M[000000eb] -- 00000000 M[000000fb] -- d2ae3299
x 13h
   t=125.0 \text{ ns M}[000000ec] -- f44c9b21 M[000000fc] -- fffffffc
    _t=126.0 ns M[000000ed] -- 00000003 M[000000fd] -- ffffffff
x 13h
     t=127.0 ns M[0000000ee] -- 21af8373 M[000000fe] -- fffffff0
     t=128.0 \text{ ns M}[000000ef] -- 0000004b M[000000ff] -- ffffffff
        Continues to memory
        location FAh
```

```
07 00 00 OF
               // LDI R15, 7FFFFFFF FFFFFFF
FF_FF_FF_FF
7F_FF_FF_FF
07 00 00 0E
              // LDI R14, 80000000 00000000
00_00_00_00
80 00 00 00
01 0E 0E 0D
                                                       {R13 <- 00000000 00000000, V <- 0}
                    SUB R13, R14, R14
27_00_00_01
                    JNV +1
45_00_00_00
01_0E_0F_0C
                                        {no halt}
               //
                    HALT
                                                       {R12 <- 00000000 00000001, V <- 1}
               //
                    SUB R12, R14, R15
26 00 00 01
                    JV +1
               //
45_00_00_00
               //
                    HALT
                                        {no halt}
28_00_00_01
45_00_00_00
                    JLT +1
               //
                    HALT
                                        {no halt}
2B 00 00 01
                    JLE +1
45_00_00_00
01_0F_0E_0B
               //
                                        {no halt}
                    HALT
               //
                    SUB R11, R15, R14
                                                       {R11 <- FFFFFFF_FFFFFFF}}</pre>
29 00 00 01
               //
                    JGE +1
               //
45_00_00_00
                    HALT
                                        {no halt}
2A_00_00_01
45_00_00_00
                    JGT +1
               //
                    HALT
                                        {no halt}
01 OE OF OA
                    SUB R10, R14, R15
                                                       {R10 <- 00000000 00000001}</pre>
2D_00_00_01
45_00_00_00
               //
                    JAE +1
               //
                    HALT
                                        {no halt}
2E 00 00 01
               //
                    JA +1
               //
45_00_00_00
                    HALT
                                        {no halt}
01_0F_0E_09
2C_00_00_01
                    SUB R09, R15, R14
                                                       {R09 <- FFFFFFF FFFFFFF}}</pre>
                    JB +1
               //
45 00 00 00
                    HALT
                                        {no halt}
2F_00_00_01
45_00_00_00
               //
                    JBE +1
               //
                    HALT
                                        {no halt}
14 OE 00 08
                                                       {R08 <- 80000000 00000001, V <- 0}
               //
                    INC
                          R08, R14
               //
27_00_00_01
                    JNV +1
45_00_00_00
14_0F_00_07
               //
                    HALT
                                        {no halt}
               //
                                                       \{R07 < -80000000 00000000, V < -1\}
                    INC
                          R07, R15
26 00 00 01
                    JV +1
45_00_00_00
15_0E_00_06
               //
                    HALT
                                        {no halt}
               //
                    DEC
                          R06, R14
                                                       {R06 <- 7FFFFFFF FFFFFFFF, V <- 1}
26 00 00 01
               //
                    JV +1
45_00_00_00
               //
                    HALT
                                        {no halt}
15_0F_00_05
27_00_00_01
                                                       {R05 <- 7FFFFFFF FFFFFFE, V <- 0}
               //
                    DEC
                          R05, R15
               //
                    JNV +1
45 00 00 00
                                        {no halt}
                    HALT
1B_0E_00_04
26_00_00_01
               //
                          R04, R14
                                                       {R04 <- 80000000 00000000, V <- 1}
                    ASL
                    JV +1
               //
45 00 00 00
               //
                    HALT
                                        {no halt}
1B OF 00 03
               //
                    ASL
                         R03, R15
                                                       {RO3 <- 7FFFFFFF FFFFFFE, V <- 1}
26_00_00_01
45_00_00_00
               //
                    JV +1
               //
                    HALT
                                        {no halt}
1B 0B 00 02
                          R02, R11
                                                       {R02 <- FFFFFFF FFFFFFE, V <- 0}
                   ASL
27_00_00_01
45_00_00_00
               //
                    JNV +1
               //
                    HALT
                                        {no halt}
1B 0A 00 01
               //
                    ASL
                          R01, R10
                                                       {R01 <- 00000000 00000002, V <- 0}
27_00_00_01
               //
                    JNV +1
45_00_00_00
10_0F_00_00
               //
                    HALT
                                        {no halt}
               //
                    PUSH R15
11 00 00 00
                    POP
                                                       {R00 <- 7FFFFFFF FFFFFFF}}</pre>
45 00 00 00
               // HALT
                                        {Halt here!}
```



```
ASL R0, R10
     PUSH R15
                                                       INC R8, R14
     POP R0
t=17.0 ns R[00000000] -- 7fffffffffffffffff R[00000008] -- 80000000000001 ◀
t=18.0 ns R[00000001] -- 000000000000002 R[00000009] -- fffffffffffffffff
t=21.0 ns R[00000004] -- 800000000000000 R[0000000c] -- 0000000000000000
t=24.0 ns R[00000007] -- 800000000000000 R[0000000f] -- 7fffffffffffffff
     ASL R4, R14
                    INC R7, R15
                                            SUB R13, R14, R14
t=45.0 ns M[0000000e0] -- ffffffff
                                M[00000f0] -- ffffffb
t=46.0 ns M[000000e1] -- ffffffff
                                M[00000f1] -- fffffff
t=47.0 ns M[000000e21 -- 00000001
                                M[000000f2] -- 00000005
t=48.0 ns M[000000e3] -- 00000000
                                M[00000f3] -- 0000000
                                M[000000f4] -- fffffffa
t=49.0 ns M[000000e4] -- fffffffe
t=50.0 \text{ ns } M[000000e5] -- ffffffff
                                M[00000f5] -- ffffffff
t=51.0 ns M[0000000e6] -- 00000002
                                M[00000f6] -- 0000006
t=52.0 \text{ ns } M[000000e7] -- 00000000
                                M[00000f7] -- 0000000
t=53.0 \text{ ns } M[000000e8] -- fffffffd
                                M[000000f8] -- fffffff9
t=54.0 \text{ ns } M[000000e9] -- ffffffff
                                M[000000f9] -- ffffffff
t=55.0 ns M[000000ea] -- 00000003
                                M[000000fa] -- 00000007
t=56.0 \text{ ns } M[0000000eb] -- 00000000
                                M[000000fb] -- 00000000
t=57.0 ns M[000000ec] -- fffffffc
                                M[00000fc] -- ffffff8
t=58.0 ns M[000000ed] -- ffffffff
                                M[000000fd] -- ffffffff
t=59.0 \text{ ns M}[000000ee] -- 00000004 M[000000fe] -- 00000008
t=60.0 \text{ ns M}[000000ef] -- 00000000 M[000000ff] -- 00000000
```

```
Starting memory
locations
```

```
@ O
07_00_00_00
               // LDI
                        R00, E0h
00 00 00 E0
00 00 00 00
69 00 00 OF
               // FLD
                         F15, [R0]
50 00 02 00
               // ADDi
                        R00, #2
                         F14, [R0]
69 00 00 0E
               // FLD
50 00 02 00
               // ADDi
                        R00, #2
63 OE OF OD
               // FDIV F13, F14, F15
6A 0D 00 00
               // FSTO
                        [R0], F13
50 00 02 00
               // ADDi R00,
                              #2
62 OF OE OC
               // FMUL F12, F15, F14
6A_0C_00_00
               // FSTO
                        [R0], F12
50_00_02_00
               // ADDi
                        R00,
                              #2
69_00_00_0B
               // FLD
                        F11,
                              [R0]
50_00_02_00
69_00_00_0A
50_00_02_00
               // ADDi
                        R00,
                               #2
               // FLD
                         F10,
                              [R0]
               // ADDi
                        R00,
                               #2
60_0A_0B_09
               // FADD
                        F09, F10, F11
6A 09 00 00
               // FSTO
                        [R0], F09
50 00 02 00
               // ADDi R00,
                               #2
61 0A 0B 08
               // FSUB F08, F10, F11
6A 08 00 00
               // FSTO [R0], F08
67 00 00 07
               // F 1
                        F07
               // FINC F06,
64 07 00 06
                              F07
66 00 00 05
               // F 0
                        F05
               // FDEC F04, F05
65_05_00_04
               // HALT
45_1F_1F_1F
▶ @EO
//
      Floating Point Data Storage (Little Endian)
//-----
//
d70a3d71 403190a3
                   // 17.565
                    // -270.30445
06f69446 c070e4df
                    // To be filled in
d7654321 c1234567
                    // To be filled in
98765432 abcdef01
                    // -56735025.0
88000000 c18b0da9
                    // 493902623.0
// To be filled in
// To be filled in
1f000000 41bd705b
d7654321 c1234567
```

98765432 abcdef01

Registers unaffected during program

```
t=14.0 ns R[00000000] -- 00000000000000ee R[00000008] -- xxxxxxxxxxxxxxxxxxxxxxxx
t=15.0 ns R[00000001] -- xxxxxxxxxxxxx R[00000009] -- xxxxxxxxxxxxx
t=16.0 ns R[00000002] -- xxxxxxxxxxxxx R[0000000a] -- xxxxxxxxxxxxx
t=17.0 ns R[00000003] -- xxxxxxxxxxxxxx R[0000000b] -- xxxxxxxxxxxxx
t=18.0 ns R[00000004] -- xxxxxxxxxxxxx R[0000000c] -- xxxxxxxxxxxxxx
t=19.0 ns R[00000005] -- xxxxxxxxxxxxx R[0000000d] -- xxxxxxxxxxxxx
t=20.0 ns R[00000006] -- xxxxxxxxxxxxx R[0000000e] -- xxxxxxxxxxxxx
t=21.0 ns R[00000007] -- xxxxxxxxxxxxx R[0000000f] -- xxxxxxxxxxxxx
t=22.0 ns FP[00000000] -- xxxxxxxxxxxxxxx
                                                (-nan)
t=23.0 ns FP[00000001] -- xxxxxxxxxxxxxxx
                                                (-nan)
                                                        DEC R5
t=24.0 ns FP[00000002] -- xxxxxxxxxxxxxxx
                                                (-nan)
t=25.0 ns FP[00000003] -- xxxxxxxxxxxxxxx
                                                (-nan)
                                                                     F = 0
t=26.0 ns FP[00000004] -- bff0000000000000
                                                (-1.000000)
(0.000000) \blacktriangleleft
INC R7
                                                (2.000000) \leftarrow
t=29.0 ns FP[00000007] -- 3ff0000000000000
                                                (1.000000) \leftarrow
t=30.0 ns FP[00000008] -- 41c0690828000000
                                                (550637648.000000)
t=31.0 ns FP[00000009] -- 41ba0ea5ee000000
                                                (437167598.000000)
t=32.0 ns FP[0000000a] -- 41bd705b1f000000
                                                (493902623.000000)
                                                                    F 1
t=33.0 ns FP[0000000b] -- c18b0da988000000
                                                (-56735025.000000)
t=34.0 ns FP[0000000c] -- c0b28be5cd53048a
                                                (-4747.897664)
t=35.0 ns FP[0000000d] -- c02ec7121f31f3d1
                                                (-15.388810)
t=36.0 ns FP[0000000e] -- c070e4df06f69446
                                               (-270.304450)
                                                                       -270.304450
t=37.0 ns FP[0000000f] -- 403190a3d70a3d71
                                               (17.565000)
                                                                       x 17.565000
                                                                        4747.897664
                                                                       -270.304450 /
t=46.0 \text{ ns M}[0000000e0] -- d70a3d71 M[000000f0] -- xxxxxxx
t=47.0 ns M[000000e1] -- 403190a3 M[000000f1] -- xxxxxxx
                                                                        17.565000 =
t=48.0 ns M[000000e2] -- 06f69446 M[000000f2] -- xxxxxxx
                                                                        -15.388810
t=49.0 ns M[0000000e3] -- c070e4df
                                   M[00000f3] -- xxxxxxx
t=50.0 \text{ ns M}[0000000e4] -- 1f31f3d1 M[000000f4] -- xxxxxxxx
t=51.0 ns M[000000e5] -- c02ec712 M[000000f5] -- xxxxxxx
t=52.0 ns M[000000e6] -- cd53048a M[000000f6] -- xxxxxxxx
t=53.0 \text{ ns } M[000000e7] -- c0b28be5
                                   M[000000f7] -- xxxxxxx
t=54.0 ns M[000000e8] -- 88000000
                                   M[000000f8] -- xxxxxxx
t=55.0 \text{ ns } M[000000e9] -- c18b0da9
                                   M[000000f9] -- xxxxxxx
                                   M[00000fa] -- xxxxxxx
t=56.0 ns M[000000ea] -- 1f000000
t=57.0 ns M[000000eb] -- 41bd705b M[000000fb] -- xxxxxxx
t=58.0 ns M[000000ec] -- ee000000 M[000000fc] -- xxxxxxxx
t=59.0 ns M[000000ed] -- 41ba0ea5 M[000000fd] -- xxxxxxxx
t=60.0 ns M[000000ee] -- 28000000 M[000000fe] -- xxxxxxx
t=61.0 \text{ ns M}[000000ef] -- 41c06908 M[000000ff] -- xxxxxxxx
```

Starting memory locations

```
44 00 00 00
                //01//
                                  STI
                                                                  ;Set Intr. Enable Flag
07_00_00_0F
                //02//
                                  LDI
                                        R15, E0h
00_00_00_E0
00_00_00_00
                //03
                //04
07_00_00_0E
                //05//
                                 LDI
                                         R14, 0Fh
00_00_00_0F
00_00_00_00
                //06
                //07
0B 0F 0E 00
                //08//
                                  EXCH R15, R14
                                                                  ;swap R15, R14
07_00_00_0D
              //09//
                                  LDI R13, 88888888 0A0A0Ah
0A_0A_0A_0A
88_88_88_88
                //0A
                //0B
41 00 00 00
              //0C//
                                  STC
                                                                  ;set carry
              //0D// c_loop: ST
09_0D_00_0E
1A_0D_00_0D
                                         [R14], R13
                                                                  ; main loop to write
                //OE//
                                  ASR
                                        R13
                                                                   ; 16 patterns from
              //OF//
14 OE 00 OE
                                  INC
                                         R14
                                                                      0xE0 to 0xFF
14_0E_00_0E
15_0F_00_0F
23_FF_FF_FA
              //10//
                                  INC
                                         R14
                //11//
                                  DEC
                                         R15
                //12//
                                         c loop
                                  JNZ
07 00 00 0E
               //13//
                                LDI
                                         R14, FEh
00_00_00_FE
00_00_00_00
                //14
                //15
                               LD R0, [R14]
ADD R1, R0, R14
08 OE 00 00
              //15//
              //17//
00_00_0E_01
0A_01_00_02
45_00_00_00
                //18//
                                  COPY R2, R1
                //19//
                                  HALT
0FE
89 AB CD EF
01 23 45 67
                                  //********
@100
                                  // Actual ISR
                                  //********
07 00 00 OF
                                  LDI R15, OEh
00_00_00_0E
00_00_00_00
0D 0E 00 0F
                                        [R15], R14
                                 OUT
0C_0F_00_03
                                 IN
                                        R3, [R15]
07_00_00_04
00_00_00_02
                                 LDI
                                        R4, 02h
                //
00 00 00 00
07_00_00_05
00_00_00_03
                //
                                        R5, 03h
                                 LDI
00 00 00 00
                //
07 00 00 06
                                 LDI
                                        R6, 04h
00_00_00_04
00_00_00_00
                //
07 00 00 07
                                 LDI
                                        R7, 05h
00_00_00_05
00_00_00_00
                //
                //
00 03 04 08
                                ADD R8, R3, R4
00_05_06_09
                                 ADD R9, R5, R6
00_06_07_0A
00_07_09_0B
                                 ADD R10, R6, R7
                //
                                 ADD R11, R7, R9
00 0A 09 0C
                                 ADD R12, R10, R9
35 00 00 00
                                 RETI
@3FE
                 //Interrupt Vector
00_00_01_00
                //ISR Address @100
00 00 00 00
```

Enhancement Memory Modules and Log Files

ENHANCEMENT MEMORY MODULE #1

```
7A_02_00_02
                                                             //2B
                                                                  VNEG R2
                                                7E_0E_0C_00
                                                            //2E VCMP R14, R12
                                                45 00 00 00 //31 HALT
                                                                         {Safety Net}
@ O
81 00 00 OF //00 VLDI
000000E0000000E0h
00_00_00_E0 //01
                                                @E0
00_00_00_E0 //02
                                                C3_C3_C3_C3
81_00_00_0E //03 VLDI
                                               C3_C3_C3_C3
                          R14.
000000F0000000F0h
                                               1E_1E_1E_1E
                                               1E_1E_1E_1E
F1_F1_F1_F0
F1_F1_F1_F1
00 00 00 F0
            //04
00_00_00_F0
81_00_00_0D
             //05
             //06
                  VLDI
                          R13,
                                                07 07 07 07
80000008000000008
                                               07 07 07 07
00 00 08
             //07
00 00 08
                                               E3 E3 E3 E1
             //08
73 0D 00 0D
                                               E3 E3 E3 E3
             //09
                          R13
                   VLSL
73 OD 00 OD
            //OA VLSL
                          R13
                                               OE OE OE OE
81 00 00 03
            //OC VLDI
                          R3,
                                                OE OE OE OE
0000001800000018h
                                                17 17 17 14
00 00 00 18
                                                17 17 17 17
00_00_00_18
                                               74_74_74_74
             //OD VCOPY R4,
                                               74_74_74_74
7D_03_00_04
                               R3
             //0E
                          R5,
7D_04_00_05
                   VCOPY
                               R4
                                                27_27_27_23
7D_05_00_06
             //0F
                   VCOPY
                          R6,
                               R5
                                               27_27_27_27
7D_06_00_07
81_00_00_0C
             //10
                   VCOPY R7,
                               R6
                                                6C_6C_6C_6C
             //20
                   VLDI R12, 100h
                                               6C_6C_6C_6C
00 00 01 00
                                               4B 4B 4B 4E
             //21
00 00 01 00
                                               4B 4B 4B 4b
             //22
81 00 00 00 //23
                                                5A 5A 5A 5A
                  VLDI
                          R0,
0000001000000010h
                                                5A 5A 5A 5A
00 00 00 10
                                               81 81 81 87
00 00 00 10
                                               81 81 81 81
81 00 00 01
            //25 VLDI
                                                3F 3F 3F 3F
000000ff000000FFh
                                                3F 3F 3F 3F
00_00_00_FF
                                               73_73_73_74
00_00_00_FF
                                               73_73_73_73
            //26 VADDS R8, R7, R13
70_0D_07_08
                                               46_46_46_46
71_08_07_08
            //27
                   VSUBS R8, R8, R13
                                                46_46_46_46
77 00 01 02 //28 VXOR R2,
                              R0, R1
```

ENHANCEMENT LOG FILE #1

```
VCOPY R4, R3
                                                             0x0000000800000008 << 2 =
Copies R3 into R4, R5, R6, R7
                                                             0 \times 000000020000000020
                                  VLDI R15, 000000E0000000E0h
                                  VLDI R14, 000000F0000000F0h
     t=35.0 ns V[00000000] -- ffff0000ffff0000 V[00000008] -- 0000003800000038
     t=36.0 ns V[00000001] -- 000000ff000000ff V[00000009] -- 0000002000000020
     t=38.0 ns V[00000003] -- 00000018000000018 V[0000000b] -- xxxxxxxxxxxxxxx
     t=39.0 ns V[00000004] -- 0000001800000018 V[0000000c] -- 000001000000100
     t=40.0 ns V[00000005] -- 0000001800000018 V[00000000d] -- 0000002000000020 \blacktriangleleft
     t=41.0 \text{ ns V}[00000006] -- 0000001800000018 V[0000000e] -- 000000f00000000f0
     t=42.0 ns V[00000007] -- 0000001800000018 V[0000000f] -- 000000e00000000e0_
     t=43.0 \text{ ns } M[0000000e0] -- c3c3c3c3 M[000000f0] -- 27272723
     t=44.0 ns M[0000000e1] -- c3c3c3c3
                                           M[00000f1] -- 27272727
     t=45.0 ns M[000000e2] -- 1e1e1e1e
                                           M[00000f2] -- 6c6c6c6c
                                           M[000000f3] -- 6c6c6c6c
     t=46.0 ns M[000000e3] -- 1e1e1e1e
     t=47.0 ns M[000000e4] -- f1f1f1f0
                                           M[000000f4] -- 4b4b4b4e
     t=48.0 ns M[000000e5] -- f1f1f1f1
                                           M[000000f5] -- 4b4b4b4b
     t=49.0 ns M[000000e6] -- 07070707
                                           M[000000f6] -- 5a5a5a5a
     t=50.0 \text{ ns } M[000000e7] -- 07070707
                                           M[000000f7] -- 5a5a5a5a
     t=51.0 ns M[000000e8] -- e3e3e3e1
                                           M[000000f8] -- 81818187
     t=52.0 ns M[0000000e9] -- e3e3e3e3
                                           M[000000f9] -- 81818181
     t=53.0 ns M[000000ea] -- 0e0e0e0e
                                           M[000000fa] -- 3f3f3f3f
     t=54.0 ns M[0000000eb] -- 0e0e0e0e
                                           M[000000fb] -- 3f3f3f3f
     t=55.0 \text{ ns M}[000000ec] -- 17171714
                                           M[00000fc] -- 73737374
     t=56.0 ns M[000000ed] -- 17171717
                                           M[000000fd] -- 73737373
     t=57.0 \text{ ns M}[0000000ee] -- 74747474
                                           M[000000fe] -- 46464646
                                           M[000000ff] -- 46464646
     t=58.0 ns M[000000ef] -- 74747474
```

ENHANCEMENT MEMORY MODULE #2

@ 0	
92 00 00 00	//Set Zero
07 00 00 01	//LD R1, 10h
00 00 00 10	
00 00 00 00	
93 00 00 00	//Clear Zero
94 01 00 00	//DJNZ R1 - 1
92 00 00 00	//Set Zero
95 01 00 00	//DJZ R1 - 1
99 00 00 00	//CLEAR
45 00 00 00	//HALT

```
@E0
C3 C3 C3 C3
C3 C3 C3 C3
1E 1E 1E 1E
1E 1E 1E 1E
F1 F1 F1 F0
F1 F1 F1 F1
07 07 07 07
07 07 07 07
E3 E3 E1
E3 E3 E3 E3
OE OE OE OE
OE OE OE OE
17 17 17 14
17 17 17 17
74 74 74 74
74 74 74 74
27 27 27 23
27 27 27 27
6C 6C 6C 6C
6C 6C 6C 6C
4B 4B 4B 4E
4B 4B 4B 4b
5A 5A 5A 5A
5A 5A 5A 5A
81 81 81 87
81 81 81 81
3F 3F 3F 3F
3F 3F 3F 3F
73 73 73 74
73 73 73 73
46 46 46 46
46 46 46 46
```

ENHANCEMENT LOG FILE #2

```
INT CHK F: T=0.0 ns, IR=xx INZOC=00000
FETCH: T=0.0 ns, IR=xx INZOC=00000
      FP FLAGS=000000
DECODE: \overline{T}=1.0 ns, IR=92 INZOC=00000
SZ: T=1.0 ns, IR=92 INZOC=00000
                                             SZ = Set Zero Flag
INT CHK F: T=1.0 ns, IR=92 INZOC=00100
FETCH: T=1.0 ns, IR=92 INZOC=00100
      FP FLAGS=000000
DECODE: T=1.0 ns, IR=07 INZOC=00100
LOAD imm1: T=1.0 ns, IR=07 INZOC=00100
LOAD_imm2: T=1.0 ns, IR=07 INZOC=00100
LOAD_imm3: T=1.0 ns, IR=07 INZOC=00100
LOAD imm4: T=1.0 ns, IR=07 INZOC=00100
INT CHK F: T=1.0 ns, IR=07 INZOC=00100
FETCH: T=2.0 ns, IR=07 INZOC=00100
      FP FLAGS=000000
DECODE: T=2.0 ns, IR=93 INZOC=00100
CZ: T=2.0 ns, IR=93 INZOC=00100
                                             CZ = Clear Zero Flag
INT CHK F: T=2.0 ns, IR=93 INZOC=00000
FETCH: T=2.0 ns, IR=93 INZOC=00000
      FP FLAGS=00000
```

