

# **COLLEGE OF ENGINEERING**

Department of Computer Engineering and Computer Science

# Final Project

# **System on Chip Specification**

UART & TramelBlaze

Submitted By Chanartip Soonthornwan (014353883) On May 12, 2018 Submitted to Mr. John Tramel CECS Faculty

Chip	Sp	ecific	cation

	F 75		2 01 75
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

2 of 95

This document contains information proprietary to the CSULB student that created the file - any reuse without adequate approval and documentation is prohibited.

Class: CECS460 System on Chip Design

Project name: SOPC\_with\_TSI

In submitting this file for class work at CSULB I am confirming that this is my work and the work of no one else.

In the event, other code sources are utilized I will document which portion of code and who is the author.

In submitting this project, I acknowledge that plagiarism in student project work is subject to dismissal from the class.

**Chip Specification** 

	emp spe	ciiicatioii	3 01 73
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

3 of 95

# Intentionally left blank.

Chip Specification

Document Number and Filename Revision: 3.0 Prepared by: Date: MAY 12, 2018 S. Chanartip **UART Specification** 

# Table of Content

1	Inti	roduction	8
	1.1	Purpose	8
2	Ext	ternal Documents	8
	2.1	Nexy3 Datasheet	8
	2.1	1.1 UART Connection	8
	2.1	1.2 I/O Connection	9
	2.2	PicoBlaze	9
	2.2	2.1 Architecture	10
	2.2	2.2 Instruction Set	10
	2.3	Spartan-6 Libraries Guide for HDL Design	13
	2.4	ASCII Table	14
3	Red	equirements	14
	3.1	Interface Requirements	14
	3.2	Physical Requirements	15
4	Top	pp Level Design	16
	4.1	Description	16
	4.2	Block Diagram	16
	4.3	Data Flow Description	17
	4.4	I/O	17
	4.4	4.1 Signal Names	17
	4.4	4.2 Pin Assignments	17
	4.4	4.3 Electrical Characteristics	18
	4.5	Clocks	18
	4.6	Resets	18
	4.7	Software	18
5	Ext	ternally Developed Blocks	19
	5.1	TramelBlaze	19
6	Inte	ternally Developed Blocks	20
	6.1	SOPC Core	20
	6.2	Universal Asynchronous Receiver Transmitter(UART)	22
	6.2	2.1 Transmit Engine	24

Prepared by: Date: Document Number and Filename Revision:
S. Chanartip MAY 12, 2018 UART Specification 3.0

6.2.2	Receive Engine	33
	ress Decoder	
	tive Edge Detector (PED)	
6.5 Asyı	nchronous-In-Synchronous-Out Reset (AISO Reset)	48
7 Chip Lev	el Verification	49
7.1 Tran	smit Engine	49
	eive Engine	
	el Test	
9 Appendix	<b>ζ</b>	53
Table of	Appendices	
14010 01	rippendices	
Appendix A	SOPC Code	
Appendix B	UART Transmit Engine Source Code	
Appendix C	Transmit Engine Source Code	
Appendix D	Baud Decoder Source Code	61
Appendix E	RS Flop Source Code	62
Appendix F	Shift Register Function Source Code	63
Appendix G	Shift Register Source Code	64
Appendix H	UART_RX Code	
Appendix I	RX_Control Code	67
Appendix J	RX_DATAPATH Code	
Appendix K	RX_REMAP Code	
Appendix L	RX_SHIFT_REG Code	
Appendix M	PED Source Code	
Appendix N	Address Decoder Source Code	
Appendix O	AISO Reset Source Code	
Appendix P	TSI Source Code	
	Full UART Program	
Table of	Figures	
Figure 1. Nov	y3 UART Interface	Q
	ys3 I/O interface	
	Blaze Block Diagram	
-		
	CII Table	
	Level Block Diagram	
	Level Detail Block Diagram	
rigure /: Trai	melBlaze Block Diagram	19

	<u>1 1</u>		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

Figure 8: SOPC_CORE Diagram	20
Figure 9: SOPC_CORE Detail Diagram	21
Figure 10: UART Top Diagram	22
Figure 11: UART Top Detail Diagram	23
Figure 12: Transmit Engine Module	24
Figure 13: UART TX Detail Block Diagram	25
Figure 14: Transmit Engine Verification	
Figure 15: Baud Decoder Module	27
Figure 16: Baud Decoder Verification	27
Figure 17: Bit Time Counter Module	28
Figure 18: Bit Time Counter Verification	
Figure 19: Bit Counter Module	
Figure 20: Bit Counter Verification	
Figure 21: Shift Register Module	
Figure 22: Shift Register Detail Block Diagram	
Figure 23: Shift Register Verification	
Figure 24: UART_RX block diagram	
Figure 25: UART_RX Detail Block Diagram	
Figure 26: UART_RX Verification Part 1	
Figure 27: UART_RX Verification Part 2	
Figure 28: RX_Control_State_Machine Diagram	
Figure 29: RX_Control Verification part1	
Figure 30: RX_Control Verification Part2	
Figure 31: RX_Datapath Block Diagram	
Figure 32: RX_Datapath Detail Block Diagram	
Figure 33: RX_Datapath o_rxrdy Verification	
Figure 34: RX_Datapath o_perr Verification	
Figure 35: RX_Datapath o_ferr Verification	
Figure 36: RX_Datapath o_ovf Verification	
Figure 37: RX_Shift_Register	
Figure 38: RX_Shift_Register Verification	44
Figure 39: RX_Remap Diagram	
Figure 40: RX_Remap Verification	45
Figure 41: Address Decoder Module	
Figure 42: Address Decoder Verification	46
Figure 43: PED Module	47
Figure 44: PED Verification	47
Figure 45: AISO Reset module	
Figure 46: AISO verification	
Figure 46: AISO verification	
	49
Figure 47: TX Engine with TramelBlaze Verification	49 50
Figure 47: TX Engine with TramelBlaze Verification	49 50 51

Chip Specification

Document Number and Filename Prepared by: Revision: Date: S. Chanartip MAY 12, 2018 **UART Specification** 3.0

# Table of Tables

Table 1: Picoblaze Instruction Set	. 10
Table 2: Buffers used in TSI	. 13
Table 3: Baud Rate Switches	. 15
Table 4: Bit controls switches	. 15
Table 5: Design Button Interface	. 15
Table 6: Design Switch Interface	. 15
Table 7: Top Level Signal Names	. 17
Table 8: Top Level Pin Assignment	. 17
Table 9: TramelBlaze I/O	
Table 10: SOPC_CORE I/O	. 21
Table 11: UART I/O	
Table 12: Transmit Engine I/O	. 26
Table 13: Transmit Engine Register Map	. 26
Table 14: Baud Decoder Table look up	. 27
Table 15: Baud Decoder I/O	
Table 16: Bit Time Counter I/O	
Table 17: Bit Counter I/O	. 29
Table 18: Shift Register Encoding table	. 31
Table 19: Shift Register I/O	
Table 20: UART_RX I/O	. 34
Table 21: RX_Control Block Diagram	. 36
Table 22: RX_Control I/O	
Table 23: RX_Datapath I/O	. 41
Table 24: RX_Shift Register I/O	. 44
Table 25: RX_REMAP I/O	
Table 26: Address Decoder I/O	. 46
Table 27: PED I/O	. 47
Table 28: AISO I/O	48

	<u> </u>		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 1 Introduction

This chip specification document describes details of a chip that composed by two major components, Universal Asynchronous Receiver and Transmitter(UART) and a 16-bit microcontroller (TramelBlaze) developed by John Tramel for emulating an 8-bit microcontroller PicoBlaze. Both components are designed on an FPGA (Nexys3) as layers of abstract later called a System On a Programable Chip (SOPC) communicates to an object device via the UART protocol through Technology Specific Instantiation (TSI) to choose the target device I/O library of the Programable Chip.

#### 1.1 Purpose

To describe the details of UART and TSI that are elaborated on this chip level with block diagrams, detailed block diagrams, I/O maps, and each module verifications. Futhermore, is to demonstrate an example of the SOPC as it executes an Assembly program on the TramelBlaze's Instruction Memory and to interact with a user experience through the full-duplex UART protocol on a serial communication terminal as the user can read data from the program or input data to the UART, and TramelBlaze will process the input and provide feedback to the user on the serial terminal.

#### 2 External Documents

These documents are used in developing this chip design as to assist the understanding of how to utilize the microcontroller (TramelBlaze) interface, and to create an actual interface on top of it for the later asserted Assembly program on Programmable Read-Only Memory (PROM).

## 2.1 Nexy3 Datasheet

The datasheet provides essential information of Nexys 3 including basic I/O interfaces, 100MHz Crystal Oscillator, and UART connection.

#### 2.1.1 UART Connection




Figure 1: Nexy3 UART Interface

The figure above shows the connections between the Micro-USB and the Nexys 3 board through an adapter (FT232) providing a serial communication protocol.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 2.1.2 I/O Connection




Figure 2: Nexys3 I/O interface

The figure above shows the input and output pins of buttons, switches, LEDs, and 7-segment displays, and provides the voltages requirement for logic 1 and 0 for the buttons and switches.

#### 2.2 PicoBlaze

PicoBlaze is an 8-bit RISC microcontroller core optimized for Spartan-3, Virtex-II, and Virtex-II Pro families which is later developed to be a 16-bit RISC microcontroller called TramelBlaze, delveloped by John Tramel, which is capable to apply on Spartan-6 (Nexys3) and Artix-7 (Nexys 4). PicoBlaze provides the basis of instruction set and architecture, therefore PicoBlaze user's guide is helpful in understanding and developing a program on the TramelBlaze's instruction ROM.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 2.2.1 Architecture




Figure 3: PicoBlaze Block Diagram

PicoBlaze and TramelBlaze share the similar architecture. The differences are that TramelBlaze consists of a 4Kx16 instruction ROM, 128x16 stack RAM, 512x16 Scratchpad RAM, and all bus lines are 16 bits.

#### 2.2.2 Instruction Set

Instruction	Description	Function	ZERO	CARRY
ADD sX, kk	Add register sX with literal kk	$sX \leftarrow sX + kk$	?	?
ADD sX, sY	Add register sX with register sY	$sX \leftarrow sX + sY$	?	?
ADDCY sX, kk (ADDC)	Add register sX with literal kk with CARRY bit	$sX \leftarrow sX + kk + CARRY$	?	?
ADDCY sX, sY (ADDC)	Add register sX with register sY with CARRY bit	$sX \leftarrow sX + sY + CARRY$	?	?
AND sX, kk	Bitwise AND register sX with literal kk	sX ← sX AND kk	?	0
AND sX, sY	Bitwise AND register sX with register sY	sX ← sX AND sY	?	0
CALL aaa	Unconditionally call subroutine at aaa	TOS ← PC PC ← aaa	-	-
CALL C, aaa	If CARRY flag set, call subroutine at aaa	If CARRY=1, {TOS ← PC, PC ← aaa}	-	-
CALL NC, aaa	If CARRY flag not set, call subroutine at aaa	If CARRY=0, {TOS ← PC, PC ← aaa}	-	-
CALL NZ, aaa	If ZERO flag not set, call subroutine at aaa	If ZERO=0, {TOS ← PC, PC ← aaa}	-	-

Table 1: Picoblaze Instruction Set

Chip Specification

Document Number and Filename 11 of 95 Prepared by:
S. Chanartip Revision: 3.0 Date: MAY 12, 2018 **UART Specification** 

Instruction	Description	Function	ZERO	CARRY
CALL Z, aaa	If ZERO flag set, call subroutine at aaa	If ZERO=1, {TOS ← PC, PC ← aaa}	-	-
COMPARE sX, kk (COMP)	Compare register sX with literal kk. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If $sX=kk$ , ZERO $\leftarrow 1$ If $sX, CARRY \leftarrow 1$	?	?
COMPARE sX, sY (COMP)	Compare register sx with register sy. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If $sX=sY$ , ZERO $\leftarrow 1$ If $sX, CARRY \leftarrow 1$	?	?
DISABLE INTERRUPT (DINT)	Disable interrupt input	INTERRUPT_ENABLE ← 0	-	-
ENABLE INTERRUPT (EINT)	Enable interrupt input	INTERRUPT_ENABLE ← 1	-	-
Interrupt Event	Asynchronous interrupt input. Preserve flags and PC. Clear INTERRUPT_ENABLE flag. Jump to interrupt vector at address 3FF.  Preserved ZERC Preserved CARI INTERRUPT_ENABLE flag. Jump to interrupt vector at address 3FF.  Preserved ZERC Preserved CARI INTERRUPT_ENABLE flag. Jump to interrupt vector at address 3FF.		-	-
FETCH sX, (sY) (FETCH sX, sY)	Read scratchpad RAM location pointed to by register sY into register sX	$sX \leftarrow RAM[(sY)]$	-	-
FETCH sX, ss	Read scratchpad RAM location ss into sX ← RAM[ss] register sX		-	-
INPUT sX, (sY) (IN sX, sY)	Read value on input port location pointed to by register sY into register sX	PORT_ID ← sY sX ← IN_PORT	-	-
INPUT sX, pp (IN)	Read value on input port location pp into register sX	PORT_ID ← pp sX ← IN_PORT	-	-
JUMP aaa	Unconditionally jump to aaa	PC ← aaa	-	-
JUMP C, aaa	If CARRY flag set, jump to aaa	If CARRY=1, PC ← aaa	-	-
JUMP NC, aaa	If CARRY flag not set, jump to aaa	If CARRY=0, PC ← aaa	-	-
JUMP NZ, aaa	If ZERO flag not set, jump to aaa	If ZERO=0, PC ← aaa	-	-
JUMP Z, aaa	If ZERO flag set, jump to aaa	If ZERO=1, PC ← aaa	-	-
LOAD sX, kk	Load register sX with literal kk	sX ← kk	-	-
LOAD sX, sY	Load register sX with register sY	sX ← sY	-	-
OR sX, kk	Bitwise OR register sX with literal kk	sX ← sX OR kk	?	0
OR sX, sY	Bitwise OR register sX with register sY	sX ← sX OR sY	?	0
OUTPUT sX, (sY) (OUT sX, sY)	Write register sX to output port location pointed to by register sY	PORT_ID ← sY OUT_PORT ← sX	-	-
OUTPUT sX, pp (OUT sX, pp)	Write register sX to output port location PORT_ID ← pp PP OUT_PORT ← sX		-	-
RETURN (RET)	Unconditionally return from subroutine	PC ← TOS+1	-	-
	1			

# **Chip Specification**

12 of 95

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

Instruction	Description	Function	ZERO	CARRY	
RETURN C (RET C)	If CARRY flag set, return from subroutine	If CARRY=1, PC ← TOS+1	-	-	
RETURN NC (RET NC)	If CARRY flag not set, return from subroutine	If CARRY=0, PC ← TOS+1		-	
RETURN NZ (RET NZ)	If ZERO flag not set, return from subroutine	If ZERO=0, PC ← TOS+1	-	-	
RETURN Z (RET Z)	If ZERO flag set, return from subroutine	If ZERO=1, PC ← TOS+1	-	-	
RETURNI DISABLE (RETI DISABLE)	Return from interrupt service routine. Interrupt remains disabled.	PC ← TOS ZERO ← Preserved ZERO CARRY ← Preserved CARRY INTERRUPT_ENABLE ← 0	?	?	
RETURNI ENABLE (RETI ENABLE)	T		?	?	
RL sX	Rotate register sx left	$sX \leftarrow \{sX[6:0], sX[7]\}$ $CARRY \leftarrow sX[7]$	?	?	
RR sX	Rotate register sX right	$sX \leftarrow \{sX[0], sX[7:1]\}$ $CARRY \leftarrow sX[0]$	?	?	
SL0 sX	Shift register sx left, zero fill	ft register sX left, zero fill $sX \leftarrow \{sX[6:0],0\}$ $CARRY \leftarrow sX[7]$		?	
SL1 sX	Shift register sX left, one fill	register sX left, one fill $sX \leftarrow \{sX[6:0],1\}$ $CARRY \leftarrow sX[7]$		?	
SLA sX	Shift register sX left through all bits, including CARRY	$sX \leftarrow \{sX[6:0],CARRY\}$ $CARRY \leftarrow sX[7]$	?	?	
SLX sX	Shift register sX left. Bit sX[0] is unaffected.	$sX \leftarrow \{sX[6:0], sX[0]\}$ CARRY $\leftarrow sX[7]$	?	?	
SR0 sX	Shift register sX right, zero fill	$sX \leftarrow \{0, sX[7:1]\}$ CARRY $\leftarrow sX[0]$	?	?	
SR1 sX	Shift register sX right, one fill	right, one fill $sX \leftarrow \{1, sX[7:1]\}$ 0 $CARRY \leftarrow sX[0]$		?	
SRA sX	Shift register sX right through all bits, including CARRY	$sX \leftarrow \{CARRY, sX[7:1]\}$ $CARRY \leftarrow sX[0]$	?	? ?	
SRX sX	Arithmetic shift register sX right. Sign extend sX. Bit sX[7] Is unaffected.	$sX \leftarrow \{sX[7], sX[7:1]\}$ $CARRY \leftarrow sX[0]$	?	?	
STORE sX, (sY) (STORE sX, sY)	Write register sX to scratchpad RAM location pointed to by register sY	$RAM[(sY)] \leftarrow sX$	-		
STORE sX, ss Write register sX to scratchpad RAM location ss		$RAM[ss] \leftarrow sX$	-	-	

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

Instruction Description		Function	ZERO	CARRY
SUB sX, kk	Subtract literal kk from register sX	sX ← sX – kk	?	?
SUB sX, sY	Subtract register sY from register sX	sX ← sX – sY	?	?
SUBCY sX, kk (SUBC)	Subtract literal kk from register sX with CARRY (borrow)	$sX \leftarrow sX - kk - CARRY$	?	?
SUBCY sX, sY (SUBC)	Subtract register sy from register sx with CARRY (borrow)	sX ← sX – sY - CARRY	?	?
TEST sX, kk	Test bits in register sX against literal kk. Update CARRY and ZERO flags. Registers are unaffected.	If $(sX \text{ AND } kk) = 0$ , ZERO $\leftarrow 1$ CARRY $\leftarrow$ odd parity of $(sX \text{ AND } kk)$	?	?
Update CARRY and ZERO flags. Registers		If $(sX \text{ AND } sY) = 0$ , ZERO $\leftarrow 1$ CARRY $\leftarrow$ odd parity of $(sX \text{ AND } kk)$	?	?
XOR sX, kk	Bitwise XOR register sX with literal kk	sX ← sX XOR kk	?	0
XOR sX, sY	Bitwise XOR register sX with register sY	sX ← sX XOR sY	?	0
		-		

Table 1 lists all PicoBlaze instructions that are applicable to use on TramelBlaze.

# 2.3 Spartan-6 Libraries Guide for HDL Design

The Spartan-6 Libraries Guide provides essential primitive information to complete the Technology Specific Instantiations(TSI).

Buffer	Description
I (Input) O (Output) into FPGA	IBUF/IBUFG are an input buffer which IBUFG is an input buffer for a clock signal.
OBUF I (Input) From FPGA O (Output) to device pad	OBUF is an output buffer driving signals from Spartan-6 to external output pads.

Table 2: Buffers used in TSI

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 2.4 ASCII Table

Dec	Н	Oct	Chai	r	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html Chr
0	0	000	NUL	(null)	32	20	040	6#32;	Space	64	40	100	a#64;	0	96	60	140	`
1	1	001	SOH	(start of heading)	33	21	041	@#33;	1	65	41	101	A	A	97	61	141	@#97; a
2	2	002	STX	(start of text)	34	22	042	 <b>4</b> ;	**	66	42	102	B	В	98	62	142	4#98; b
3	3	003	ETX	(end of text)				@#35;		67	43	103	a#67;					c C
4				(end of transmission)				\$					D					d d
5				(enquiry)				%					E					e €
6	6	006	ACK	(acknowledge)				@#38;	6				a#70;		_			f <b>f</b>
7		007		(bell)				'	1				a#71;			7.0	-	g g
8	_	010		(backspace)				&# <b>4</b> 0;					6#72;					۵#104; h
9				(horizontal tab)				a#41;					6#73;					i i
10		012		(NL line feed, new line)				&#<b>4</b>2;</td><td></td><td></td><td></td><td></td><td>a#74;</td><td></td><td></td><td></td><td></td><td>j j</td></tr><tr><td>11</td><td>_</td><td>013</td><td></td><td>(vertical tab)</td><td></td><td></td><td></td><td>a#43;</td><td></td><td></td><td></td><td></td><td>a#75;</td><td></td><td></td><td></td><td></td><td>k k</td></tr><tr><td>12</td><td></td><td>014</td><td></td><td>(NP form feed, new page)</td><td></td><td></td><td></td><td>a#44;</td><td></td><td></td><td></td><td></td><td>a#76;</td><td></td><td></td><td></td><td></td><td>l 1</td></tr><tr><td>13</td><td></td><td>015</td><td></td><td>(carriage return)</td><td></td><td></td><td></td><td>&#<b>4</b>5;</td><td></td><td></td><td></td><td></td><td>a#77;</td><td></td><td></td><td></td><td></td><td>&#109; <u>™</u></td></tr><tr><td>14</td><td></td><td>016</td><td></td><td>(shift out)</td><td></td><td></td><td></td><td>a#46;</td><td></td><td></td><td>_</td><td></td><td>a#78;</td><td></td><td></td><td></td><td></td><td>&#110; <b>n</b></td></tr><tr><td>15</td><td>_</td><td>017</td><td></td><td>(shift in)</td><td></td><td></td><td></td><td>6#47;</td><td></td><td></td><td></td><td></td><td>6#79;</td><td></td><td></td><td></td><td></td><td>o °</td></tr><tr><td></td><td></td><td>020</td><td></td><td>(data link escape)</td><td></td><td></td><td></td><td>a#48;</td><td></td><td></td><td></td><td></td><td>P</td><td></td><td></td><td></td><td></td><td>p p</td></tr><tr><td></td><td></td><td>021</td><td></td><td>(device control 1)</td><td></td><td>70.0</td><td></td><td>a#49;</td><td></td><td></td><td></td><td></td><td>Q</td><td></td><td></td><td></td><td></td><td>&#113; <b>q</b></td></tr><tr><td></td><td></td><td>022</td><td></td><td>(device control 2)</td><td></td><td></td><td></td><td>2</td><td></td><td></td><td></td><td></td><td>6#82;</td><td></td><td></td><td>. –</td><td></td><td>&#114; <b>r</b></td></tr><tr><td></td><td></td><td></td><td></td><td>(device control 3)</td><td>100</td><td></td><td></td><td>3</td><td></td><td></td><td></td><td></td><td>6#83;</td><td></td><td></td><td></td><td></td><td>s S</td></tr><tr><td></td><td></td><td></td><td></td><td>(device control 4)</td><td></td><td></td><td></td><td>4</td><td></td><td></td><td></td><td></td><td>&#8<b>4</b>;</td><td></td><td> </td><td></td><td></td><td>t t</td></tr><tr><td>21</td><td>15</td><td>025</td><td>NAK</td><td>(negative acknowledge)</td><td></td><td></td><td></td><td>5</td><td></td><td></td><td></td><td></td><td>U</td><td></td><td>1</td><td></td><td></td><td>a#117; <b>u</b></td></tr><tr><td>22</td><td>16</td><td>026</td><td>SYN</td><td>(synchronous idle)</td><td></td><td></td><td></td><td>&#5<b>4</b>;</td><td></td><td></td><td></td><td></td><td>V</td><td></td><td> </td><td></td><td></td><td>v ♥</td></tr><tr><td></td><td></td><td>027</td><td></td><td>(end of trans. block)</td><td>55</td><td>37</td><td>067</td><td>7</td><td>7</td><td></td><td></td><td></td><td>W</td><td></td><td>1</td><td></td><td></td><td>w ₩</td></tr><tr><td>24</td><td>18</td><td>030</td><td>CAN</td><td>(cancel)</td><td></td><td></td><td></td><td>8</td><td></td><td>88</td><td>58</td><td>130</td><td>X</td><td>Х</td><td></td><td></td><td></td><td>x X</td></tr><tr><td>25</td><td>19</td><td>031</td><td>EM</td><td>(end of medium)</td><td>57</td><td>39</td><td>071</td><td>9</td><td>9</td><td>89</td><td>59</td><td>131</td><td>Y</td><td>Y</td><td>121</td><td>79</td><td>171</td><td>y ¥</td></tr><tr><td>26</td><td>1A</td><td>032</td><td>SUB</td><td>(substitute)</td><td>58</td><td>ЗА</td><td>072</td><td>:</td><td>:</td><td>90</td><td>5A</td><td>132</td><td>Z</td><td>Z</td><td>122</td><td>7A</td><td>172</td><td>z Z</td></tr><tr><td>27</td><td>1B</td><td>033</td><td>ESC</td><td>(escape)</td><td>59</td><td>ЗВ</td><td>073</td><td>@#59;</td><td><b>3</b></td><td>91</td><td>5B</td><td>133</td><td>[</td><td>[</td><td>123</td><td>7B</td><td>173</td><td>{ {</td></tr><tr><td>28</td><td>10</td><td>034</td><td>FS</td><td>(file separator)</td><td>60</td><td>30</td><td>074</td><td><</td><td><</td><td>92</td><td>5C</td><td>134</td><td>\</td><td>A.</td><td>124</td><td>70</td><td>174</td><td> </td></tr><tr><td>29</td><td>1D</td><td>035</td><td>GS</td><td>(group separator)</td><td>61</td><td>ЗD</td><td>075</td><td>=</td><td>=</td><td>93</td><td>5D</td><td>135</td><td>]</td><td>]</td><td>125</td><td>7D</td><td>175</td><td>} }</td></tr><tr><td>30</td><td>1E</td><td>036</td><td>RS</td><td>(record separator)</td><td>62</td><td>ЗΕ</td><td>076</td><td>></td><td>></td><td>94</td><td>5E</td><td>136</td><td>&#9<b>4</b>;</td><td>A .</td><td>126</td><td>7E</td><td>176</td><td>&#126; <del>~</del></td></tr><tr><td>31</td><td>1F</td><td>037</td><td>US</td><td>(unit separator)</td><td>63</td><td>3<b>F</b></td><td>077</td><td>?</td><td>2</td><td>95</td><td>5<b>F</b></td><td>137</td><td>_</td><td>_</td><td>127</td><td>7F</td><td>177</td><td> DE</td></tr></tbody></table>										

Figure 4: ASCII Table

The ASCII table provides an ease in the instruction ROM programming as the ACII table provides the hexadecimal numbers for any character, therefore it assists a user to convert the number to a character each time a character is called.

# 3 Requirements

# 3.1 Interface Requirements

This design has two major components UART and the TramelBlaze altogether created a SOPC core that has inputs and outputs from and to Nexys3 board through a Technology Specific Instantiation (TSI). The design has eleven baud rates to select from four Nexys3 on-board switches, and three bits parity control for eight-bit, parity enable, and odd/even parity selection which are compatible to the industrial standard interface. Also, serially output through TX port and indicating a microprocessor with TXRDY signal.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

Switches[7:4]	<b>Baud Rate</b>	Bit Time	Nexy 3 Count
0000	300	3.3333ms	333333
0001	1200	833.33us	83333
0010	2400	416.66us	41667
0011	4800	208.33us	20833
0100	9600	104.16us	10417
0101	19200	52.083us	5208
0110	38400	26.041us	2604
0111	57600	17.361us	1736
1000	115200	8.6806us	868
1001	230400	4.3403us	434
1010	460800	2.1701us	217
1011	921600	1.0851us	109

Table 3: Baud Rate Switches

Switches[3:1]	Bits	Parity
000	7	Disable
001	7	Disable
010	7	Even
011	7	Odd
100	8	Disable
101	8	Disable
110	8	Even
111	8	Odd

Table 4: Bit controls switches

# 3.2 Physical Requirements

There are seven switches and one button on Nexy3 being used. The button(up) is used as reset signal, the switches[7:4] are for baud rate selection, and switches[3:1] are parity checking control; switch[3] is for eight-bit data, switch[2] is for parity-bit enable, switch[1] is for odd/even parity bit.

BTNU	BTND	BTNC	BTNL	BTNR
Global Reset	N/A	N/A	N/A	N/A

Table 5: Design Button Interface

SW7	SW6	SW5	SW4	SW3	SW2	SW1	SW0
Baud3	Baud2	Baud1	Baud0	8/7 bits	Parity En	OHEL	N/A

Table 6: Design Switch Interface

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 4 Top Level Design

# 4.1 Description

The Top Level demonstrates interconnections between SOPC CORE and TSI where the SOPC CORE consists of the entire digital design of UART and a Microprocessor, while TSI contains references to the Spartan-6 libraries. Any I/O for the SOPC CORE must pass through the TSI before interreacting with the SOPC core. The core would utilize the UART to display banner and prompt stored in the Microprocessor ROM and interacts with a user input then display a response on a serial terminal display with a baud rate and controls set at the on-board switches

## 4.2 Block Diagram




Figure 5: Top Level Block Diagram




Figure 6: Top Level Detail Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# **4.3 Data Flow Description**

First, the program from the TramelBlaze instruction memory is read and being processed until there is an output instruction, then the UART transmit engine will serially shifting one byte through the transmit line and will display the byte character on a serial terminal. Likewise, when there is an input instruction being executed, the UART receiving engine will serially shifting a byte character, and then pass the input data to TramelBlaze for further processing.

#### 4.4 I/O

#### 4.4.1 Signal Names

Signal	From	То	Description
w_CLK	TSI	SOPC_CORE	100MHz Crystal Oscillator
w_RST	TSI	SOPC_CORE	System Reset
w_RX	TSI	SOPC_CORE	Rx Line from USB
w_SW	TSI	SOPC_CORE	UART controls from Switches
w_TX	SOPC_CORE	TSI	Tx Line to USB
w_LED	SOPC_CORE	TSI	LED outputs

Table 7: Top Level Signal Names

#### 4.4.2 Pin Assignments

Input Signals	Assignment	Output Signals	Assignment
SYS_CLK	V10	o_TX	N18
SYS_RST	A8	o_LED[7]	T11
i_RX	N17	o_LED[6]	R11
i_SW[6]	T5	o_LED[5]	N11
i_SW[5]	V8	o_LED[4]	M11
i_SW[4]	U8	o_LED[3]	V15
i_SW[3]	N8	o_LED[2]	U15
i_SW[2]	M8	o_LED[1]	V16
i_SW[1]	V9	o_LED[0]	U16
i_SW[0]	T9		

Table 8: Top Level Pin Assignment

$\alpha$	$\alpha$	• 6•	4 •
Chip	Spe	ecific	cation

	Cimp Spec		10 01 75	
Prepared by:	Date:	Document Number and Filename	Revision:	ı
S. Chanartip	MAY 12, 2018	UART Specification	3.0	ı

18 of 95

#### 4.4.3 Electrical Characteristics

- Buttons
  - o 3.3V is considered as Logical 1
  - o 0V is considered as Logical 0
- Switches
  - o 1.8V is considered as Logical 1
  - o 0V is considered as Logical 0

#### 4.5 Clocks

Nexys 3 utilizes a 100 MHz crystal oscillator.

#### 4.6 Resets

The all registers in SOPC will be synchronizing reset to a known state on a raising edge of a clock when an on-board mechanical reset button is pressed. The Asynchronized-In-Synchronize-Out (AISO\_RST) module will generate the button pressed signal to a synchronized reset signal for the entire design.

#### 4.7 Software

See Appendix Q

$\alpha$	$\alpha$	• 6•	4 •
(Chir	Sn.	eciti	cation

omp specification				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	MAY 12, 2018	UART Specification	3.0	

19 of 95

# **5 Externally Developed Blocks**

#### 5.1 TramelBlaze

#### **Description**

A 16-bit microcontroller that emulates the 8-bit PicoBlaze utilizing 4Kx16 bit ROM as instruction memory where the processor reads and performs the assembly program. In this application, TramelBlaze utilizes UART engine to communicate with a Serial Terminal as to display and receive an ASCII value according to which port\_id the processor preferred.

#### Diagram




Figure 7: TramelBlaze Block Diagram

#### I/O

1/0			
Signal	Size (bit)	I/O	Connected to
CLK	1	I	100MHz Crystal Oscillator
RESET	1	I	AISO_RST
INTERRUPT	1	I	RS_FLOP
IN_PORT	16	I	UART_TOP
OUT_PORT	16	0	UART_TOP
PORT_ID	16	0	Address Decoder
INTERRUPT_ACK	1	0	RS_FLOP
READ_STROBE	1	0	UART_TOP
WRITE_STROBE	1	O	UART_TOP

Table 9: TramelBlaze I/O

	0p ~p 0.		-0 01 / 0
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 6 Internally Developed Blocks

#### 6.1 SOPC Core

#### **Description**

The Top-level module demonstrates interconnections of controls and data paths through microprocessor (TramelBlaze), Universal Asynchronized Receiver Transmitter (UART), Address Decoder, Asynchronized-In-Synchronized-Out Reset signal module (AISO\_RST), and UART interrupt and LED buffers.

<u>AISO\_RST</u> is to generate a synchronized signal brings the whole circuit register to a known state since asynchronized reset signal from an on-board switch may cause a metastability for the register inputs and causes the system misbehaves.

<u>UART\_TOP</u> is a full duplex serial communication protocol transmits and receives data through TX and RX line, generates interrupts to the microprocessor, and switches a word data or UART status output to the processor as requested.

<u>TramelBlaze</u>, a 16-bit microprocessor emulates 8-bit PicoBlaze. The processor is externally developed by John Tramel to execute assembly programs from a ROM and utilizes the UART to communicate on Serial Terminal.

Address Decoder, a combinational block to set the read or write strobe of an address (port\_id) that has been sent out of the TramelBlaze.




Figure 8: SOPC\_CORE Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

## **Detail Block Diagram**




Figure 9: SOPC\_CORE Detail Diagram

## I/O

Signal	Size (bit)	I/O	Connected to	
SYS_CLK	1	I	100 MHz Crystal Oscillator	
SYS_RST	1	I	On-board button(up)	
SW_BAUD	1	I	On-board switches[7:4]	
SW_EIGHT	8	I	On-board switch[3]	
SW_PEN	1	I	On-board switch[2]	
SW_OHEL	1	I	On-board switch[1]	
o_LED	1	0	On-board LED	
o_TX	4	О	TX port	

Table 10: SOPC\_CORE I/O

Source Code: Appendix A

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# **6.2** Universal Asynchronous Receiver Transmitter(UART)

#### **Description**

UART is a full duplex serial communication protocol device that could transmit a data package by a Transmit Engine through TX line, or receive a data package by Receive Engine through RX line. The UART consists of three major components, Receive Engine(RX), Transmit Engine(TX), and Baud Decoder, which RX responses for receiving data, TX for transmitting data, and Baud Decoder for decode the baud rate of the transmission to a specific bit time value for RX and TX to keep them synchronize to the transition. UART generates interrupts caused by RX or TX to TramelBlaze informing that which engine is ready for the next perform at the time. Moreover, UART dedicates the received data status as it flags all errors checking with RX or TX ready signals on o\_UART\_DS as it is requested.




Figure 10: UART Top Diagram

# **Chip Specification**

23 of 95 Document Number and Filename Prepared by: Date: Revision: S. Chanartip MAY 12, 2018 **UART Specification** 3.0

## **Detail Block Diagram**




Figure 11: UART Top Detail Diagram

#### I/O

Size (bit)	I/O	Connected to
1	I	100 MHz Crystal Oscillator
1	I	On-board button(up)
4	I	On-board switches[7:4]
1	I	Address Decoder
2	I	Address Decoder
8	I	TramelBlaze
1	I	RX port
8	I	On-board switch[3]
1	I	On-board switch[2]
1	I	On-board switch[1]
1	О	TramelBlaze
8	О	TramelBlaze
1	О	TX port
	1 1 4 1 2 8 1 8 1 1	1 I 1 I 4 I 1 I 2 I 8 I 1 I 8 I 1 I 1 I 0

Table 11: UART I/O

Source Code: Appendix B

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### **6.2.1** Transmit Engine

#### **Description**

Transmit Engine, half duplex serial digital communication protocol from a device to another without clock crossing interface. The transmit engine is responsible for shifting a set of data one bit out at a bit time throughout the Transmit line to a receiver device at the other end of an USB cable. The design consists four major components which are Baud Decoder, Bit Time Counter, Bit Counter, and Shift Register. First component, Baud Decoder, determines which frequency for the data transmission by decoding the Baud frequency selection into a constant for Bit Time Counter to generate a pulse signal of the Baud frequency called bit time up (BTU) signal. On each BTU, Bit Counter increase its counter that tracking how many bits of the transmission have been transmitted by one, while the BTU is also inform the Shift Register to shift right by one. The Shift Register concatenates a mark bit, a start bit, a 7 or 8-bit input with a parity bit become an 11-bit data package promptly to be loaded, and LSB-to-MSB shifting.

#### **Block Diagram**




Figure 12: Transmit Engine Module

	omp spot		20 01 70	
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	MAY 12, 2018	UART Specification	3.0	

## **Detail Block Diagram**




Figure 13: UART TX Detail Block Diagram

# **Chip Specification**

26 of 95

	<u>L</u> L		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

## I/O

Signal	Size (bit)	I/O	Connected to	
i_clk	1	I	100 MHz Crystal Oscillator	
i_rst	1	I	AISO reset	
i_write	1	I	Load signal	
i_byte	8	I	TramelBlaze_outport[7:0]	
i_eight	1	I	On-board switch	
i_pen	1	I	On-board switch	
i_ohel	1	I	On-board switch	
i_rate	19	I	Baud Rate	
o_tx	1	О	USB	
o_txrdy	1	О	Positive Edge Detector (PED)	

Table 12: Transmit Engine I/O

## Register Map

Register	Module	Description	
o_txrdy	RS_Flop	Indicate that Transmission is ready	
[18:0] count	Bit_Time_Counter	Baud Rate counter	
[3:0] bit_count	Bit_Counter	Bit Time counter	
r_ld_d1	Load_D1_Flop	Delays package data to reach Shift Register and delays w_doit for a clock period	
[7:0] r_byte	Load_Byte_Flop	Holds input data from TramelBlaze	

Table 13: Transmit Engine Register Map

# Source Code: Appendix C

#### Verification




Figure 14: Transmit Engine Verification

Transmit Engine is verified as it is able to shift a data package out according to the parity bit control with a baud rate through the o\_Tx line.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 6.2.1.1 **Baud Decoder**

#### **Description**

A combinational logic block to convert the Baud Rate control from on-board switches to a counter for a pulse maker (Bit Time Counter) to generate a signal according to its requirement.




Figure 15: Baud Decoder Module

BAUD_VAL[3:0]	Baud Rate	Eng Not	Bit Time Count
0000	300	3.333 ms	333,333
0001	1200	833.33 us	83,333
0010	2400	416.66 us	41,667
0011	4800	208.33 us	20,833
0100	9600	104.16 us	10,417
0101	19200	52.083 us	5,208
0110	38400	26.041 us	2,604
0111	57600	17.361 us	1,736
1000	115200	8.6806 us	868
1001	230400	4.3403 us	434
1010	460800	2.1701 us	217
1011	921600	1.0851 us	109

Table 14: Baud Decoder Table look up

#### I/O

Signal	Size (bit)	I/O	Connected to
BAUD_VAL	4	I	On-board switches[7:4]
K	19	О	Bit Time Counter

Table 15: Baud Decoder I/O

# Source Code: Appendix D

#### Verification




Figure 16: Baud Decoder Verification

Baud Decoder is verified as it provides correct bit-time-count constant(K) according to a table look-up output vector(Y) for each iteration(i).

	<u>L</u> L		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 6.2.1.2 **Bit Time Counter**

#### **Description**

Bit Time Counter generates pulse of a desire clock frequency according to Baud Rate count by incrementing a counter as it is allowed, then outputting a Bit Time Up signal and reset the counter.




Figure 17: Bit Time Counter Module

#### I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
k	19	I	Baud Decoder
w_doit	1	I	Bit Counter
w_btu	1	0	Shift Register & Bit Counter

Table 16: Bit Time Counter I/O

## Source Code: Appendix C

#### Verification




Figure 18: Bit Time Counter Verification

Bit Time Counter is verified as it generates a one-clock period pulse when the counter is counted to a specific baud rate constant.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### **6.2.1.3 Bit Counter**

#### **Description**

Bit Counter counts number of bits in the transmission, which is 11 bits for this design, utilizing a counter to increment the bit counter at an active edge of Bit Time Up(BTU) signal. The counter will output Done signal to indicate the bit count is reached 11 bits and reset the counter.




Figure 19: Bit Counter Module

#### I/O


Signal	Size (bit)	I/O	Connected to	
i_clk	1	I 100 MHz Crystal Oscillato		
i_rst	1	I	AISO reset	
w_btu	1	I	Bit Time Counter	
w_doit	1	I	Done RS Flop	
w_done	1	0	Bit Time Counter & Txrdy Flop	

Table 17: Bit Counter I/O

# Source Code: Appendix C

#### Verification

🆺 i\_rst 🌡 w\_done 🌡 w\_btu 🌡 w\_doit



Bit Counter is verified as it generates w\_done signal when bit\_count reached 11<sub>10</sub>.

	CI	· C 4 · -	
Cnip	<b>5</b> p	ecificatio	n

30 of 95

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 6.2.1.4 Shift Register

#### **Description**

Serially shifting 11-bit encoded data according to Parity-bit controls from Shift Register Function through TX line with a frequency of Baud Rate (shifting an active edge of BTU signal). The data transmission transmits LSB to MSB with or without parity bit. At the beginning of a transmission, High represents mark (nothing) and Low represents Start Bit, then the package data will be shifted.




Figure 21: Shift Register Module

#### **Block Diagram**




Figure 22: Shift Register Detail Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

Eight	Pen	Ohel	10 <sup>th</sup> bit	9 <sup>th</sup> bit
0	0	0	1	1
0	0	1	1	1
0	1	0	1	^BYTE[6:0]
0	1	1	1	~^BYTE[6:0]
1	0	0	1	BYTE[7]
1	0	1	1	BYTE[7]
1	1	0	^BYTE[7:0]	BYTE[7]
1	1	1	~^BYTE[7:0]	BYTE[7]

Table 18: Shift Register Encoding table

# I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
r_ld_d1	1	I	Load D1 flop
r_byte	8	I	TramelBlaze OutPort[7:0]
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
w_btu	1	I	Bit Time Counter
SDI	1	I	Hardwire high(1'b1)
SDO(o_tx)	1	O	UART TX output

Table 19: Shift Register I/O

Source Code:  $\underline{Appendix F}$  &  $\underline{Appendix G}$ 

	C	- : C:	4
Cnip	<b>2</b> be	ecimo	cation

Chip Specification				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	MAY 12, 2018	UART Specification	3.0	

#### Verification




Figure 23: Shift Register Verification

Shift Register is verified since an input data from TramelBlaze(i\_byte) has be encoded into 11-bit data according the parity bit control, and then loaded into the Shift Register before shifting LSB to MSB with an even parity bit as a requirement.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### **6.2.2** Receive Engine

#### **Description**

UART Receiving Engine module responses for obtaining data from RX\_line of UART and output the received data to TramelBlaze while checking the data error. There are major components such as RX\_Control Unit and RX\_Datapath allow UART\_RX synchronously receiving data from another device through the RX\_line. RX\_Control Unit generates controls for RX\_Datapath by utilizing Bit Time Counter, Bit Counter, and a Finite State Machine.

Once, RX\_Control Unit detects High-to-low transition for half of a bit time period, it recognizes the start-bit of the data and the Datapath starts receiving data in its shifting register, and then informs the Datapath when the stop bit arrives.




Figure 24: UART\_RX block diagram

Meanwhile, RX\_Datapath receives data, re-mapping the data, and check the frame of data if there is any kind of data transmitting error according to the controls.

#### **Detail Block Diagram**




Figure 25: UART\_RX Detail Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### I/O

1/0			
Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
i_read	1	I	Address Decoder
i_rate	19	I	Baud Rate Decoder
i_rx	1	I	RX_line
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
o_rxrdy	1	0	UART
o_perr	1	0	UART
o_ferr	1	О	UART
o_ovf	1	О	UART
o_rx_dout	8	О	UART

Table 20: UART\_RX I/O

#### Source Code: Appendix H

#### Verification

Utilizing a complete Transmit engine simulation transmits 0hAE as shown in <u>Figure 27</u> and writes the TX output to a text file, then generating the text file as stimulus vector for UART\_RX input (i\_rx). With the identical control setup, Eight bit, Parity bit enable, and Even Parity bit, the transmit data are received in RX\_Shift\_Register and passing forward to RX\_Remap module. The Remap has an 8-bit output (0hAE) through o\_rx\_dout to TramelBlaze as shown below which verifies that the UART\_RX has received correct data (Figure 26: UART\_RX Verification Part 1) as they were transmitted from UART\_TX (Figure 27: UART\_RX Verification Part 2).




Figure 26: UART\_RX Verification Part 1

Chip	Sne	cific	ation
Cinp	pho		auvii

Date:

MAY 12, 2018

Prepared by:

S. Chanartip

35 of 95 Revision: 3.0 Document Number and Filename

**UART Specification** 

	0 us	2 us	4 us	6 us	8 us	10 us	12 u
l₄ o_tx							
l₲ o_tx l₲ o_txrdy							╝
\$ i_clk							
🔓 i_rst	1						
🔓 i_write	:						
₩ i_byte[7:0]				ae			
lå i_write i_byte[7:0]  lå i_eight							
🔓 i_pen							
🔓 i_ohel							
🔓 i_ohel 🥳 i_rate[18:0]				109			

Figure 27: UART\_RX Verification Part 2

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### 6.2.2.1 **RX Control**

#### **Description**

Receive Engine Control Unit, a unit generates controls signal to registers and multiplexers in RX\_Datapath according to the control inputs. This module consists of three major modules; Bit Time Counter. Bit Counter, and Finite State Machine.

Bit Time Counter is similar to the one in Transmit Engine, while this RX Bit Time Counter selects either half of bit time counting or full bit time counting according to the state of the RX Engine. If the engine is at START state, the bit time is half since the State




Table 21: RX\_Control Block Diagram

machine is consistently checking if the start bit holds for half of the bit time, then the bit time is valid. Meanwhile, counting full bit time in other states to synchronize the baud rate of the UART transmission.

Bit Counter counts numbers of arriving frame of data according to Eight and Parity bit controls.

Finite State Machine, a state machine consistently checking the receiving data High-to-Low transition since the start bit is the beginning of the transmitting data and the incoming data would be mark(High) and the start bit(Low). Then, keeps checking if the start bit hold in low active for a half of bit rate time, and then the transition kicks in and the RX engine readings the data until Done flags from Bit Count sets.

#### **Finite State Machine**




Figure 28: RX\_Control\_State\_Machine Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### I/O

10			
Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
i_rate	19	I	Baud Rate Decoder
i_rx	1	I	RX_line
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
o_btu	1	О	RX_Datapath
o_done	1	O	RX_Datapath
o_start	1	О	RX_Datapath

Table 22: RX\_Control I/O

# Source Code: Appendix I

#### Verification

RX\_Control is verified as its Bit Time Counter counts half of baud rate (i\_rate) when the State Machine is at START State (2'b01) and then counts full baud rate at other states as shown in part 1, and then generates bit time up(btu) as the counter finishes counting a bit-time period. Moreover, RX\_Control is also verified as its Bit Counter generates o\_done signal once it finishes counting number of o\_btu that Bit Time Counter generated as the Bit Counter is set by Eight and Parity Bit control. Meanwhile, the Finite State Machine cycles through states once it detects the High-to-Low transition of i\_rx, generates o\_start when it is at START state, and generates o\_doit while it is not at IDLE state.




Figure 29: RX\_Control Verification part1

Chin	Cm	a ifi	001	tion.
Chip	<b>2</b> b	ecili	Cal	HOII

Chip Specification 3					
Prepared by:	Date:	Document Number and Filename	Revision:		
S. Chanartip	MAY 12, 2018	UART Specification	3.0		




Figure 30: RX\_Control Verification Part2

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 6.2.2.2 **RX\_Datapath**

### **Description**

Receive Engine Datapath is a module responsible for receiving a frame of bits input from UART RX line to receive engine shifting register (RX\_SHIFT\_REG) until the arrival of the stop bit of the data frame, then re-mapping the input data according to the data control before passing the remapped data through a 10-bit bus (w\_map\_data). Eight lower bit data will be directly sent as data output. While receiving data in through RX\_line, Datapath also validifies if the incoming data is legit according data controls. There are three types of error; Parity-bit Error, Framing Error, and Overflow. Moreover, Datapath flags o\_rxrdy if the input has been completely received.

Parity-bit Error is flagged when the parity bit in the data frame is mismatched with the parity-bit set by the input control, for example, 8E1 of 0xAA has a high parity bit instead of low bit showing that the parity bit is incorrected.

Framing Error is flagged when the stop bit in the data frame is mismatched with the input control, for example, 7N1 has a stop bit at o\_rx\_byte[8] where it is supposed to be o\_rx\_byte[7] showing that the stop bit is mismatched the controls.

Overflow error is flagged when received data is finished while the receive engine is not busy. In other words, there are actually more data coming in when it should have stopped reading data.




Figure 31: RX\_Datapath Block Diagram

			. 0 01 / 0
Prepared by: Date:		Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# **Detail Block Diagram**




Figure 32: RX\_Datapath Detail Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

#### I/O

1/0			
Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
i_read	1	I	Read[0] from Address Decoder
i_btu	1	I	RX_Control
i_done	1	I	RX_Control
i_start	1	I	RX_Control
i_rx	1	I	RX_line
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
o_rxrdy	1	О	UART Interrupt
o_perr	1	О	LEDs
o_ferr	1	О	LEDs
o_ovf	1	О	LEDs
o_rx_byte	8	О	TramelBlaze


Table 23: RX\_Datapath I/O

## Source Code: Appendix J

## Verification

## • RX Ready signal

The signal is verified as o\_rxrdy is set once i\_done is asserted until RX\_Datapath receives an i\_read signal, then it clears o\_rxrdy signal. When i\_read is reasserted while i\_done is active, o\_rxrdy is set as shown below.



 $Figure~33:~RX\_Datapath~o\_rxrdy~Verification$ 

## • Parity Bit Error signal

Parity Bit Error is verified as it is able to check the parity bit correctly as the stimulus remapped data switched. For this scenario, the remapped data is 0b1[1]\_0110\_1100 with 8E1 control input. Since 8-bit data is 0b0110\_1100, therefor even parity bit should be low, but the remapped data received [1] (high) which is incorrect, thus the o\_perr occurs HIGH for some period of time until the perr register is cleared by i\_read signal.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

Then the remapped data is changed to 0b1[0]\_0110\_1100. As discussed above, since this remapped data has a correct response parity bit, therefore o\_perr does not flag.




Figure 34: RX\_Datapath o\_perr Verification

## • Framing Error signal

Framing Error detects incoming data if the stop bit of the incoming data frame is corrected. First, the remapped data is 0b[0]001101100 with Eight and Parity bit controls, therefore the stop bit is at the MSB, but the remapped data's stop bit is reasserted, thus o\_ferr is set as the remapped data has an incorrected stop bit. After that, clearing the flag with i\_read signal and switching the remapped data to 0b[1]001101100 with the same Eight and Parity bit controls which does not set the o\_ferr flag as the stop bit is correct.




Figure 35: RX\_Datapath o\_ferr Verification

# • Overflowing Error signal

Overflow flag is verified as it is flagged when o\_done and o\_rxrdy are both asserted, and the flag is cleared by i\_read signal properly.

**Chip Specification** 

43 of 95

	<u> </u>		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0




Figure 36: RX\_Datapath o\_ovf Verification

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

## 6.2.2.2.1 RX\_Shift\_Register

### **Description**

A register shifting an incoming data bit from RX\_line (i\_rx) every Bit Time Up (i\_btu) in the DOIT state from RX\_Control unit, meaning the shift register shifts in a bit after the start condition bit. And then, stops shifting in data in IDLE and START states. Shift Register is also called FIFO register as it takes incoming input on an active edge of a signal, in this case, from RX\_Control's bit time counter.




Figure 37: RX\_Shift\_Register

#### I/O

Signal	Size (bit)	I/O	Connected to
CLK	1	I	100 MHz Crystal Oscillator
RST	1	I	AISO reset
SH	1	I	RX_Control
SDI	1	I	UART_RX
SH_DATA	10	О	RX_REMAP

Table 24: RX\_Shift Register I/O

# Source Code: Appendix L

## Verification

RX\_Shift\_Register is verified as input data have been shifting from MSB to LSB when Shifting signal (SH) is HIGH, allowed the register to shift the input and update the output (SH\_DATA) as shown in a figure below.



Figure 38: RX\_Shift\_Register Verification

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# **6.2.2.2.2 RX\_Remap**

## **Description**

A combinational block to re-arrange shifted data from RX\_Shift\_Register in manageable order or in the correct place according to the data controls, and to ensure the data frame is ready to be ready for errors checking.




Figure 39: RX\_Remap Diagram

#### I/O

Signal	Size (bit)	I/O	Connected to
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_data	10	I	RX_Shift_Register
o data	10	0	UART_Datapath and
o_data	10		TramelBlaze

Table 25: RX\_REMAP I/O

## Source Code: Appendix K

#### Verification

RX\_Remap waveform below simulates how a 10-bit shifted data from RX\_Shift\_Register behaves with different data controls (i\_eight and i\_pen).

When i\_eight and i\_pen are reasserted, i\_data[9:2] are shifted to the right and added two mark bits on the left.

When only i\_eight or only i\_pen is asserted, i\_data[9:1] are shifted to the right and add one mark bit on the left.

And When both i\_eight and i\_pen is asserted, the i\_data is actually place on the correct place.

The waveform below verifies that RX\_Remap behaves as expected.



Figure 40: RX\_Remap Verification

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 6.3 Address Decoder

# **Description**

A combination block decodes port ID from the TramelBlaze along with its read or write strobe into two 16-bit outputs; reads and writes. When either read or write strobe high, the bit position represented the current port ID would turn high. For instance, if the current port ID is 16'b0001 and write strobe is high, then writes == 16'b0010 would turn high. Likewise, if the current port ID is 16'b0010 and read strobe is high, then reads == 16'b0100.




Figure 41: Address Decoder Module

#### I/O

Signal	Size (bit)	I/O	Connected to
port_id	16	I	TramelBlaze
wr_strobe	1	I	TramelBlaze
rd_strobe	1	I	TramelBlaze
writes	16	0	Load Signal
reads	16	0	**not connected in revision1**

Table 26: Address Decoder I/O

# Source Code: <u>Appendix N</u>

#### Verification




Figure 42: Address Decoder Verification

Address Decoder is verified as it outputs writes 16'h0002 when port\_id is 16'h0001 and write strobe is high, and outputs reads 16'h0004 when port\_id is 16'h0002 and read strobe is high.

	<u>L</u> L		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# **6.4** Positive Edge Detector (PED)

# **Description**

A pulse maker detecting a raising edge of a signal and output one-clock-period signal (one shot pulse signal) to a destination device. Typically used for indicating a first sight of a signal change from low to multiple clock high.




Figure 43: PED Module

## I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
d_in	1	I	Txrdy Flop
pulse	1	O	Interrupt Request RS Flop

Table 27: PED I/O

# Source Code: Appendix H

## Verification




Figure 44: PED Verification

PED is verified as it generates a one-shot pulse for the next raising edge of the system clock after it detected the input signal had changed from low to high.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 6.5 Asynchronous-In-Synchronous-Out Reset (AISO Reset)

# **Description**

A device to synchronous a digital circuit design's system reset signal to occur on all components at the same edge of the clock instead of asynchronous reset signal that could make the system behave differently than expected.




Figure 45: AISO Reset module

## I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
rst_s	1	О	All sequential block in the design

Table 28: AISO I/O

# Source Code: Appendix O

#### Verification




Figure 46: AISO verification

AISO\_reset is verified as it generates a synchronous signal reset output when it receives asynchronous input.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 7 Chip Level Verification

# 7.1 Transmit Engine

Transmit Engine is to consistently and serially shift a 16-bit data received from the TramelBlaze after a load signal by encoding the data to a package according to the parity-bit control that decides how is the data package should be. Generally, the data should starts with 01 where 1 is mark (idle state) and 0 is for the start bit to indicate the destination UART device that the transmission is about to begin, followed by 7 or 8 bit data, parity bit or not parity bit, and then filled the rest with 1's for a stop bit and mark bit as shown in Figure 47.



Figure 47: TX Engine with TramelBlaze Verification

As expected, the result from Figure 47 simulates that each data received from TramelBlaze are consistently encoded and serially shifted through TX line in the fashion of parity-bit control. Therefore, the output from TX line to an UART receiver with the similar set of parity-bit, the outputs at the receiver should be exactly as they are shifted from the Transmit Engine.

In order to inspect the result from the Transmit Engine, the Nexys3 board's TX port has to be connected to the RX port of the receiver which, in this case is a micro USB cable to another USB port in a computer with RealTerm program. RealTerm is a terminal could represent as a UART receiver which is suit for displaying a received data from Nexy3 board. After setting the incoming USB port, Baud rate at 330 Hz, 7-bit data, no-parity bit, and one stop bit, then initialize the Nexy3 with .bit file and the result is shown as in Figure 48.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0




Figure 48: Transmitted result on RealTerm

The result is shown as expected. The string of "CSULB CECS460 – [number]<CR><LF>" has been initialized in the ScratchPad Memory of the TramelBlaze, and it is being fetch one character at the time and transmitted to RealTerm. As long as the agreement of UART protocol for Transmit Engine and the Receiver are match, the transmitted data should be displayed correctly as shown in Figure 48, thus this result verifies this Transmit Engine is functioning properly.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 7.2 Receive Engine

Receive Engine Verification is utilized a complete transmission of the Transmit Engine to generate its outputs with a certain UART-bit controls (eight-bit, parity enable, and odd/even parity) into a text file, and then the Receive Engine will use the text file as a stimulus vector. In the verification, the bit controls are seven-bit and parity disable (7N1) to transmit 8h'3A into the Receive Engine shown in figures below.




Figure 49: UART\_RX receives 8'h3A from the file

After stimulated and verified the RX Engine read the correct data which would be passed to TramelBlaze for further processes, both UART\_TX and UART\_RX are connected as a unit called UART which will transmit and receive data to and from a USB-microUSB connection to a Serial Terminal to interact with a user.

	- I - I		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 8 Chip Level Test

An assembly program has been created and install to the TramelBlaze's ROM to fulfill the project requirement and test if the UART functions properly with various controls and input.

The program is to display a banner and prompt at the start and wait for a user's input. If the input is <cr> or Enter, the cursor in the terminal would be at the start of next line and should refresh the prompt. If the input is <bs>, the character in front of the cursor should be erased, but not to erase the prompt. If the input is '\*', displays my hometown and followed by a prompt in a new line. If the input is '@', displays number of character received followed by a prompt in a new line. Otherwise, the terminal should echo input characters up to 40 characters. If 40<sup>th</sup> character is reached, display a prompt in a new line as shown in the figure below.




Figure 51: Full UART with TramelBlaze on SerialTerminal

<CR> was demonstrate by pressing an Enter button on a keyboard to get the new line with a prompt. <BS> is a bit difficult to display in one figure, but "This is me" has been erased the last character shown on the next line. Then '\*' display my hometown, before testing the echoing character above 40 characters and displaying the number of received character with '@' pressed.

	<u> </u>		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# 9 Appendix

The Appendix includes Verilog codes for every module, except the TramelBlaze, that has been mentioned in this Chip specification.

Appendix A SOPC Code

```
`timescale 1ns / 1ps
    This document contains information proprietary to the
11
//
    CSULB student that created the file - any reuse without
                                                             //
//
    adequate approval and documentation is prohibited
                                                             //
//
  Class: CECS460 System on Chip Design
//
//
   Project name: Project3 UART RX
//
    File name: SOPC Core.v
11
11
    Created by Chanartip Soonthornwan on March 25, 2018.
11
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
             Overview of the project shows instanciates of
                UART, TramelBlaze, and other developed modules
11
//
    Version 1.0: Date: March 25, 2018.
                                                             //
module SOPC Core(
 // Interconnection wires
  w ld;
  wire
  wire w_intr;
wire w_int_ack;
  wire [15:0] w tb outport;
  wire [15:0] w tb port id;
  wire [15:0] w writes;
  wire [15:0] w_reads;
  wire [7:0] w_uart_ds;
  // Assiging LEDs on board
  always@(posedge SYS_CLK, posedge w_rst_s)
    if(w_writes[2]) o_LED <= w_tb_outport[7:0];</pre>
         o LED <= o LED;
    else
  // Load Signal for UART TX
  assign w ld = (w tb port id == 16'b0) & w writes[0];
```

```
// UART Engine
UART_TOP UART_inst(
 .i_clk(SYS_CLK),
 .i_rst(w_rst_s),
 .i baud (SW BAUD),
 .i write (w ld),
 .i read(w reads[1:0]),
 .i byte(w tb outport[7:0]),
 .i_rx(i_RX),
 .i eight (SW EIGHT),
 .i_pen(SW_PEN),
 .i ohel (SW OHEL),
 .o TX (o TX),
 .o_UART_INTR(w_uart_intr),
 .o UART DS (w uart ds)
// RS flop to hold the ped pulse till reset
// by TB's interrupt acknowledge
RS FLOP rs_intr_inst
(.CLK(SYS CLK),
 .RST(w rst s),
.R(w_int_ack),
 .S(w uart intr),
 .Q(w intr)
);
// TramelBlaze (TB)
tramelblaze_top tb_top
(.CLK(SYS_CLK),
 .RESET(w_rst_s),
 .IN_PORT({8'b0, w_uart_ds}),
 .INTERRUPT (w intr),
 .OUT PORT (w tb outport),
 .PORT ID (w tb port id),
 .READ_STROBE(w_rd_strobe),
 .WRITE_STROBE(w_wr_strobe),
 .INTERRUPT ACK (w int ack)
);
// Address Decoder
ADDR DECODER addr dec inst
(.port id(w tb port id),
.wr_strobe(w_wr_strobe),
 .rd_strobe(w_rd_strobe),
 .writes(w_writes),
 .reads(w_reads)
// Asynchronized Input, Synchronized Output
AISO_RST aiso_inst
(.clk(SYS_CLK),
 .rst(SYS RST),
 .rst_s(w_rst_s)
```

	r ~ r ·		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

## Appendix B UART Transmit Engine Source Code

```
`timescale 1ns / 1ps
                    This document contains information proprietary to the
     CSULB student that created the file - any reuse without
                                                                      //
//
     adequate approval and documentation is prohibited
11
//
                                                                      11
                 CECS460 System on Chip Design
11
    Project name: Project3 UART RX
                                                                      //
11
    File name: UART TOP.v
                                                                      11
//
                                                                      //
11
     Created by Chanartip Soonthornwan on March 1, 2018.
11
     Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
                                                                      11
11
     Abstract: A device Receiving and Transmitting data through
                                                                      //
//
                                                                      //
                  UART Protocol, without using a common clock between
//
                  this and destinated device, using number of bits
                                                                      11
//
                                                                      11
                  in a frame of data to confirm the correctness
//
                  off data collection.
//
11
    Version 1.0: Date: March 1, 2018
                                                                      //
    Version 1.1: Date: March 18, 2018.
//
                - Moved Baud Decoder from UART_TX.v
- Added UART_RX.v
//
                                                                      //
//
                                                                      //
11
   Version 1.2: Current Date: March 20, 2018.
                                                                      //
//
                    - Added wires and connections
                                                                      //
11
                     - Added PEDs
                                                                      //
//
                     - Added rx Status/Data mutilplexer
                                                                      //
  *******************************
  UART TOP consists with
     UART TX - Transmitted Engine that shifts 1-bit data out at a Bit Time,
             and generates an interrupt signal (txrdy) indicated it is ready
             for the next transmission.
     PED - Positive Edge Detector confirms the txrdy signal
     RS FLOP - To hold the PED confirmation signal for a clock until being
             reset by TramelBlaze interrupt acknowledge
     TramelBlaze - Microprocessor processes instructions from 4Kx16 bit ROM
                 and outputint the result through OUT PORT to UART, therefore
                 UART could transmit the data to a receiver.
     ADDR DEC - Address Decoder decodes reading and writing strobe and sends
          them to individual I/O.
     AISO_RST - Synchronize System Reset Signal to the whole design.
*/
  module UART TOP (
```

```
);
 // Interconnection wires
             w_txrdy;
wire
wire
             w_rxrdy;
             w_ped_tx_pulse;
wire
             w ped rx pulse;
wire
wire [18:0] w rate;
             w perr;
wire
             w ferr;
wire
             w ovf;
wire
wire [7:0] w rx dout;
wire [7:0] w RX STATUS;
// Data Selecting Mux
// multiplexing RX_status or RX_data to Tramelblaze
// with corrected port_id(i_read[1:0]) requested by the Tramelblaze
assign o_UART_DS = (i_read[1])? w_RX_STATUS :
                    (i_read[0])? w_rx_dout
 // Concatenating Status
assign w RX STATUS = {3'b0, w ovf, w ferr, w perr, w txrdy, w rxrdy};
 // Interrupt Pulse from either TX or RX Engine
assign o_UART_INTR = w_ped_tx_pulse | w_ped_rx_pulse;
 // UART Receive Engine
UART RX uart RX inst
 (.i clk(i clk),
 .i_rst(i_rst),
 .i_read(i_read[0]),
 .i_rx(i_rx),
 .i_eight(i_eight),
 .i_pen(i_pen),
 .i ohel(i ohel),
 .i rate (w rate),
 .o_rxrdy(w_rxrdy),
 .o perr (w perr),
 .o ferr(w ferr),
 .o ovf(w ovf),
 .o rx dout (w rx dout)
 // UART Transmit Engine
UART TX uart TX inst
 (.i_clk(i_clk),
 .i_rst(i_rst),
 .i_write(i_write),
.i_byte(i_byte),
 .i_eight(i_eight),
 .i_pen(i_pen),
 .i ohel(i ohel),
 .i_rate(w_rate),
 .o tx(o TX),
 .o txrdy(w txrdy)
```

```
// Positive Edge Detector(PED)
// Generating one-short pulse of
     UART Interrupt signal
//
PED
    ped_txrdy_inst
(.clk(i_clk),
    .rst(i_rst),
      .d_in(w_txrdy),
      .pulse(w_ped_tx_pulse)
    ped_rxrdy_inst
     (.clk(i clk),
     .rst(i_rst),
     .d in(w rxrdy),
      .pulse(w_ped_rx_pulse)
    );
// Baud Decoder
// Decode 4-bit input from switches(i_baud)
// to 19-bit value(k) for BIT_TIME_COUNTER
BAUD DEC baud dec inst
  .BAUD_VAL(i_baud),
  .K(w_rate)
```

endmodule

## Appendix C Transmit Engine Source Code

```
`timescale 1ns / 1ps
                    This document contains information proprietary to the
//
     CSULB student that created the file - any reuse without
11
     adequate approval and documentation is prohibited
//
                                                                          //
//
                                                                          //
                  CECS460 System on Chip Design
//
     Project name: Project3 UART RX
                                                                          //
//
     File name: UART TX.v
                                                                          //
//
                                                                          //
//
     Created by Chanartip Soonthornwan on March 18, 2018.
                                                                          //
//
     Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
                                                                          //
//
                                                                          //
                   Transmitted Engine for UART to send data to a receiver
     Abstract:
//
                   with specific Baud Rate, parity, and number of bit
                                                                          //
                                                                          //
//
                   in the data package(7 or 8 bit)
//
                                                                          //
11
     Version 1.0: Date: March 1, 2018
//
                  Current Date: March 18, 2018.
     Version 1.1:
//
                      - Moved Baud Decoder to UART TOP.v
//
                      - Changed 4-bit i baud port to 19-bit i rate
                                                                          //
//
                           for previous k (bit time count constant) value
//
                      - Changed port name i_ld to i_write
                                                                         //
//
    UART Transmit Engine
       Trasmit data to UART Receiver at a specific Baud Rate (assigned by i baud)
     through BAUD DEC coverting a 19-bit counter for BIT TIME COUNTER to
     count the period for each bit transmission, while BIT COUNTER counts bits
     will be sent in a transmission (11-bit at a time.)
        Everytime BIT TIME COUNTER finished count a bit time, Bit Time Up(w btu)
     will revoke the BIT COUNTER to start counting the next bit time, and
     SHIFT R to start shifting the next bit.
       Once all 11-bit has been shifted, BIT COUNTER set w done to indicate
     the data package's transmission is finised, and then set o_txrdy
     and reset r doit for BIT TIM COUNTER to reset it's counter for the next
     bit time counting.
module UART TX(
               i_clk, // System clock
  input
              i_rst, // System reset
  input
  input
             i_write, // Load
  input [ 7:0] i_byte, // 8-bit Data_in
  input
    i_eight, // 7-bit/8-bit selection (Low 7-bit, High 8-bit)
  input i_pen, // Parity Bit Enable
input i_ohel, // Odd High / Even Low Parity bit
input [18:0] i_rate, // Baud Value for selecting Baud Rate
              output
  output reg
);
  reg [18:0]
              count;
  reg [ 3:0] bit count;
               r ld d1;
  reg [ 7:0] r_byte;
```

```
w doit;
wire
              w_btu;
wire
              w_done;
wire
wire [10:0]
            w_sh_data;
// BIT TIME COUNTER
//
      a pulse maker creates a pulse (w btu)
//
      when bit time is up by incrementing
//
      a 19-bit counter to reach bit time value(k)
      then generates a pulse with one clock period.
assign w btu = (count == i rate);
always@(posedge i clk, posedge i rst)
   if(i_rst) count <= 19'b0; else</pre>
   if(w btu) count <= 19'b0; else</pre>
   if(w doit) count <= count + 19'b1;</pre>
            count <= 19'b0;
// BIT COUNTER
// a pulse maker creates a pulse(w_done)
11
     when the number of TX bits
//
     are transmitted(11 bits), and
//
   has a counter(bit_count) to keep tracking
     of number of bits for each bit time up.
assign w done = (bit count == 4'd11);
always@(posedge i clk, posedge i rst)
                       bit count <= 4'b0; else
   if(i rst)
   if(w_doit) begin
         if(w btu)
                       bit_count <= bit_count + 4'b1;</pre>
         else
                       bit count <= bit count;</pre>
      end
   else
                       bit count <= 4'b0;
// RS FLOP instances for TXRDY
     Set output(o_txrdy) at sys_reset
//
//
     holding the output until the 11-bit
     transmission is done(w_done)
always@(posedge i clk, posedge i rst)
   if(i rst)
             o txrdy <= 1'b1;
   else
      case({w done,i write})
         2'b00: o txrdy <= o txrdy;
         2'b01: o_txrdy <= 1'b0;
         2'b10: o_txrdy <= 1'b1;</pre>
         2'b11: o_txrdy <= o_txrdy;</pre>
      endcase
// RS FLOP instance for DONE
   holding w doit signal until got reset
//
     by w_done.
RS FLOP
    rs doit inst
    (.CLK(i clk),
    .RST(i rst),
    .R(w done),
    .S(r_ld_d1),
    .Q(w_doit)
    );
```

```
// LOAD D1 FLOP
// holding load signal for a clock
always@(posedge i_clk, posedge i_rst)
  if(i_rst) r_ld_d1 <= 1'b0;</pre>
   else r ld d1 <= i write;
// LOAD BYTE for SHIFT REGISTER
// loading new 8-bit data when
// got a load signal(i_write)
always@(posedge i_clk, posedge i_rst)
   if(i rst)
              r byte <= 8'b0; else
   if(i write) r byte <= i byte;</pre>
                r byte <= r byte;
   else
// SHIFT REGISTER FUNCTION
// Arrange 8-bit incoming data and
// output an 11-bit data for shift register
// according to 3-bit parity control.
SHIFT R FUNC sh func inst
(.BYTE(r byte),
 .EIGHT(i eight),
.PEN(i_pen),
.OHEL(i_ohel),
.DOUT(w_sh_data)
// SHIFT REGISTER
// Serially shifts right the 11-bit data
//
      through TX(o_tx) every bit-time up,
      and receives new 11-bit data at load
     signal(r_ld_d1)
SHIFT_R sh_r_inst
(.CLK(i_clk),
.RST(i_rst),
 .LOAD(r ld d1),
.SHIFT (w_btu),
.SDI (1'b\overline{1}),
 .DIN(w sh data),
 .SDO(o tx)
```

endmodule

Chip	Sp	ecifi	cat	ion
OP	$\sim$ P	CCILI	Cut	

Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	MAY 12, 2018	UART Specification	3.0	

61 of 95

# Appendix D Baud Decoder Source Code

```
`timescale 1ns / 1ps
Class: CECS460 System on Chip Design
//
                                                               //
   Project name: Project2_UART_TX
                                                               11
//
//
    File name: BAUD DEC.v
                                                               11
//
                                                               //
//
    Created by Chanartip Soonthornwan on March 1, 2018.
                                                               //
//
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                               //
//
                                                               //
    Abstract: A function to select Baud Rate for the UART protocol
                                                               //
module BAUD_DEC(BAUD_VAL,K);
  input [ 3:0] BAUD_VAL;
  output [18:0] K;
  reg [18:0] K;
  // function f() for K
  always@(*)
    case(BAUD VAL)
          19'b0000: K = 19'd333333;
          19'b0001: K = 19'd 83333;
          19'b0010: K = 19'd 41667;
          19'b0011: K = 19'd 20833;
          19'b0100: K = 19'd 10417;
          19'b0101: K = 19'd 5208;
          19'b0110: K = 19'd 2604;
          19'b0111: K = 19'd 1736;
          19'b1000: K = 19'd 868;
          19'b1001: K = 19'd 434;
          19'b1010: K = 19'd 217;
          19'b1011: K = 19'd 109;
          default: K = 19'd 0;
    endcase
endmodule
```

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix E RS Flop Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                         //
  Project name: Project2_UART_TX
                                                         11
//
//
   File name: RS_FLOP.v
                                                         //
//
                                                         //
// Created by Chanartip Soonthornwan on March 1, 2018.
                                                        //
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                         //
//
                                                         //
// Abstract: RS flip flop is another kind of flop
                                                        //
     outputs LOW at posedge of reset or R,
                                                        //
//
               outputs HIGH at posedge of S
                                                        //
/* PORT LISTS
* Inputs: CLK - Clock
* RST - Reset(System)
      R - Reset(Input)
* S - Set(Input)
* Output: Q - Data out
module RS_FLOP(CLK, RST, R, S, Q);
  input CLK, RST; input R, S;
  output reg
            Q;
  always@(posedge CLK, posedge RST)
    if(RST) Q <= 1'b0;</pre>
    else
      case({S,R})
        2'b00: Q <= Q;
        2'b01: Q <= 1'b0;
        2'b10: Q <= 1'b1;
        2'b11: Q <= Q;
      endcase
```

endmodule

	<u> </u>		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix F Shift Register Function Source Code

```
`timescale 1ns / 1ps
Class: CECS460 System on Chip Design
//
                                                                         //
    Project name: Project2_UART_TX
//
                                                                          11
    File name: SHIFT_R_FUNC.v
//
                                                                         //
//
                                                                         //
// Created by Chanartip Soonthornwan on March 1, 2018.
                                                                         //
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                                         //
//
                                                                         //
//
   Abstract: A function block to setup data package for
                                                                         //
//
                 SHIFT R module
                                                                         //
/*
      Shift Register Function is a combination logic block where it takes
     Parity-bit control (Eight-bit, Parity Enable, and Odd parity High/ Even
     parity Low) and converges in to 11-bit data package sending to the actual
     Shift Register.
     To find that the data if, for example, even parity or not, utilizing an
     Exclusive Or (^) informs that Low if there are even numbers of one's in the
     data, or High if there are odd number of one's in the data.
module SHIFT R FUNC (
  // inputs
  BYTE, // 8-bit data from TramelBlaze out_port
EIGHT, // 7-or-8-bit to be transmitted
PEN, // Parity bit Enable
OHEL, // Odd-High-Even-Low to clarify which parity bit to send
  // outputs
  DOUT // 11-bit data package to SHIFT R
);
  input [ 7:0] BYTE;
  input EIGHT;
  input PEN;
input OHEL;
  output [10:0] DOUT;
  reg [10:0] DOUT;
   // Shift Register Data input Logic
  always@(*) begin
    DOUT[8:0] = {BYTE[6:0], 1'b0, 1'b1};
    case({EIGHT, PEN, OHEL})
      3'b000: DOUT[10:9] = 2'b11;
      3'b001: DOUT[10:9] = 2'b11;
      3'b010: DOUT[10:9] = {1'b1, ^BYTE[6:0]}; // Even Parity[7]
      3'b011: DOUT[10:9] = {1'b1,~^BYTE[6:0]}; // Odd Parity[7]
      3'b100: DOUT[10:9] = {1'b1,BYTE[7]};
      3'b101: DOUT[10:9] = {1'b1,BYTE[7]};
      3'b110: DOUT[10:9] = { ^BYTE[7:0], BYTE[7]}; // Even Parity[8]
      3'b111: DOUT[10:9] = {~^BYTE[7:0],BYTE[7]}; // Odd Parity[8]
    endcase
  end
endmodule
```

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix G Shift Register Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                                       //
   Project name: Project2_UART_TX
                                                                        11
//
//
    File name: SHIFT R.v
                                                                       //
//
                                                                       //
// Created by Chanartip Soonthornwan on March 1, 2018.
                                                                       //
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                                       //
//
                                                                       //
//
   Abstract: Serial right shifting input through by Serial Data
                                                                       //
//
                                                                      //
                 Output(SDO) when received SHIFT signal, and reload
//
                 new Data package(DIN) when LOAD is active.
                                                                       //
module SHIFT R(
  // inputs
  CLK, // System clock
RST, // System reset
LOAD, // Load new Data Input signal
SHIFT, // Shifting signal
SDI, // Serial Data input on shifting
DIN, // Package Data to shift
  // outputs
  SDO // a-bit of shifted data
);
  input CLK;
            RST;
  input
            LOAD;
  input
            SHIFT;
  input
  input SDI;
  input [10:0] DIN;
  output SDO;
  parameter ONES = 11'h7FF;
  reg [10:0] SR;
  // Output is always the LSB of Serial Data
  assign SDO = SR[0];
  /* Load new data package when LOAD is active,
     and shift right the data when SHIFT is active.
     Otherwise, the serial data stay the same. */
  always@(posedge CLK, posedge RST)
     if(RST) SR <= ONES;</pre>
     else
        if(LOAD) SR <= DIN; else</pre>
       if(SHIFT) SR <= {SDI, SR[10:1]};</pre>
        else SR <= SR;
```

	<u>L</u> L		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix H UART\_RX Code

```
`timescale 1ns / 1ps
//
          This document contains information proprietary to the
                                                                                                                                                                                                  //
// CSULB student that created the file - any reuse without
                                                                                                                                                                                                      //
// adequate approval and documentation is prohibited
                                                                                                                                                                                                      //
//
                                                                                                                                                                                                      //
// Class: CECS460 System on Chip Design
                                                                                                                                                                                                      //
// Project name: Project3 UART RX
                                                                                                                                                                                                      //
            File name: UART_RX.v
//
                                                                                                                                                                                                      11
//
                                                                                                                                                                                                      //
             Created by Chanartip Soonthornwan on March 18, 2018.
11
//
              Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
//
              Abstract: A top level displaying interconnection wire between
                                                   Datapath and Control Unit of RX Engine.
//
                                                                                                                                                                                                      //
                                                                                                                                                                                                      //
module UART RX(
      input i_clk, // System clk
input i_rst, // System reset
input i_read, // Read signal from TramelBlaze to clear flag status
input i_rx, // RX line, 1-bit data input
input i_eight, // Eight bit Control
input i_pen, // Parity bit Control
input i_ohel, // Odd/Even bit Control
input [18:0] i_rate, // Buad Rate
       output
outp
        output [ 7:0] o rx dout // Received Data output to TramelBlaze
        // Wires from Controls to Datapath
        wire w btu;
        wire w done;
        wire w_start;
        // Receive Engine Control Unit
        RX_CONTROL rx_ctrl_inst(
               .i_clk(i_clk),
.i_rst(i_rst),
               .i rate(i rate),
               .i rx(i rx),
               .i eight(i eight),
               .i pen(i pen),
               .o btu(w btu),
               .o done (w done),
               .o start(w start)
                );
        // Receive Engine Datapath
        RX_DATAPATH rx_dp_inst(
               .i_clk(i_clk),
               .i_rst(i_rst),
               .i read(i read),
```

```
.i_btu(w_btu),
.i_done(w_done),
.i_start(w_start),
.i_rx(i_rx),
.i_eight(i_eight),
.i_pen(i_pen),
.i_ohel(i_ohel),
.o_rxrdy(o_rxrdy),
.o_perr(o_perr),
.o_ferr(o_ferr),
.o_ovf(o_ovf),
.o_rx_byte(o_rx_dout)
```

endmodule

	r ~-r		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix I RX\_Control Code

```
`timescale 1ns / 1ps
//********
                      //
    This document contains information proprietary to the
                                                                               //
// CSULB student that created the file - any reuse without
                                                                                //
//
     adequate approval and documentation is prohibited
//
    Class: CECS460 System on Chip Design
//
                                                                                //
//
                                                                                 11
     Project name: Project3 UART RX
11
     File name: RX Control.v
                                                                                 //
//
                                                                                 //
11
     Created by Chanartip Soonthornwan on March 18, 2018.
                                                                                 //
//
     Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
//
     Abstract: Manipulate Datapath control, Generating bit time
//
                     and bit count corresponded to control input,
//
                    utilizing a Finite State Machine detecting a
11
                    High-to-Low Transition(Start bit)
                                                                                //
module RX CONTROL (
   input i_clk,  // System clk
input i_rst,  // System reset
input [18:0] i_rate,  // Constant count for bard rate
input i_rx,  // Receiving bit input
input i_eight,  // Eight bit selection
input i_pen,  // Parity bit selection
   // Registers and Parameters for Finite State machine
    reg doit;
    reg
                 n_doit;
                 _
start;
   reg
reg
                n start;
    reg [ 1:0] state;
    reg [ 1:0] n state;
    parameter IDLE = 2'b00, START = 2'b01, DOIT = 2'b10;
    // Registers for Bit-Time counter and Bit-count coutner
   wire [18:0] k;
reg [18:0] count;
reg [ 3:0] bit_count;
reg [ 3:0] num_bit;
    // BIT TIME COUNTER
    // a pulse maker creates a pulse(o_btu)
        when bit time is up by incrementing
       a 19-bit counter to reach bit_time value(k) then generates a pulse with one clock period.
    //
    //
        k is a time constant holding either
    //
       regular baud rate or half baud rate.
Half baud rate will be selected on the event of starting received.
    //
    //
    // event of starting receiving a new frame of data.
assign o_btu = (count == k);
```

```
k = (start)? i rate>>1 : i rate;
assign
always@(posedge i_clk, posedge i_rst)
    if(i_rst) count <= 19'b0; else
if(o_btu) count <= 19'b0; else</pre>
    if(doit) count <= count + 19'b1;</pre>
               count <= 19'b0;
    else
// BIT COUNTER
     a pulse maker creates a pulse (w done)
11
      when the number of TX bits are transmitted (num bit),
11
      and has a counter(bit count) to keep tracking
//
      of number of bits for each bit time up.
11
       num bit is the number of bits per frame
//
         from the transmission (start bit + data bits + stop bit)
assign o done = (bit count == num bit);
always@(posedge i_clk, posedge i_rst)
    if(i rst)
                  bit count <= 4 b0; else
    if(doit) begin
        if(o btu) bit count <= bit count + 4'b1;</pre>
                bit_count <= bit_count;
    end
    else
                  bit count <= 4'b0;
always@(*)
    case({i eight, i pen})
    2'b00: num bit = 4'd9;
    2'b01: num bit = 4'd10;
    2'b10: num_bit = 4'd10;
    2'b11: num bit = 4'd11;
endcase
// Finite State Machine(FSM)
    a state machine responses for polling RX line(i rx)
      looking for high to low transition indicating the
//
     arrival of START bit(IDLE -> START state),
//
     and ensures that the start bit remains active(low active)
//
     for half bit-time which is the arrival of collecting
//
     data time. (START state).
//
     At the data collecting time, the state machine
//
     signals 'doit' for datapath (DOIT state) until the
//
     end of data frame, then signals done.
assign o start = start;
always@(posedge i_clk, posedge i_rst)
    if(i_rst) {state, start, doi\overline{t}} <= {2'b0,1'b0,1'b0};
              {state, start, doit} <= {n state, n start, n doit};
always@(*) begin
    case (state)
        IDLE: begin
            {n_state, n_start, n_doit} = (i_rx)
                                                   ? { IDLE, 2'b00} :
                                                      {START, 2'b11};
            end
        START: begin
             {n_{state}, n_{start}, n_{doit}} = (i rx)
                                                  ? { IDLE, 2'b00} :
                                           (!o_btu) ? {START, 2'b11} :
                                                      { DOIT, 2'b01};
        end
```

Chin Specification

	Chip Spe	ecification	69 of 95
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

```
DOIT: begin
              {n_state, n_start, n_doit} = (o_done) ? { IDLE, 2'b00} :
                                                                        { DOIT,
2'b01};
           default: {n_state, n_start, n_doit} = { IDLE, 2'b00} ;
       endcase
   end
endmodule
```

## Appendix J RX\_DATAPATH Code

```
`timescale 1ns / 1ps
//********
                 //
    This document contains information proprietary to the
                                                             //
//
    CSULB student that created the file - any reuse without
                                                             //
//
    adequate approval and documentation is prohibited
                                                             //
//
                                                             //
    Class: CECS460 System on Chip Design
//
                                                             //
11
                                                             //
    Project name: Project3 UART RX
    File name: RX_DATAPATH.v
//
                                                             //
//
                                                             //
    Created by Chanartip Soonthornwan on April 17, 2018.
11
                                                             //
//
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
//
    Abstract: Datapath of Receive Engine where passing transmitted
//
                                                             //
                data to the TramelBlaze and checking the data
//
                                                             //
                transmission's error.
//
                                                             //
//
                                                             11
   Revision 1.1: Current Date April 17, 2018
//
                - Add a case of 7N1, 701, 7E1 outputs to TramelBlaze
11
                                                             11
                                                             //
//
    Revision 1.0: Date March 18, 2018
//
//**************************
  Receiving Enging Datapath
    Receiving data through RX line(i rx) to Shift Register and then REMAPP
    the received data before sending to the TramelBlaze while checking
    the transmission's error.
* /
module RX DATAPATH(
 );
  // Receive Engine Shifting Register
  // receives serial input through RX line
  // and shift a frame of data to REMAP register. wire w_shift;
  assign w_shift = i_btu & ~i start;
  RX SHIFT REG rx shift reg inst(
```

```
.CLK(i clk),
   .RST(i rst),
   .SH(w_shift),
   .SDI(\overline{i} rx),
   .SH DATA (w sh data)
);
// Receive Engine Re-mapping Register
   re-arrange shifted data before sending
// out to TramelBlaze and for Errors Checking.
RX REMAP rx remap inst(
   .i eight(i eight),
   .i pen(i pen),
   .i data(w sh data),
   .o data(w map data)
);
// Assigning the re-mapped data to TramelBlaze
assign o rx byte = (i eight)? w map data[7:0]: {1'b0, w map data[6:0]};
// PARITY GEN SELECT
wire w_par_gen_sel_mux;
assign w par gen sel mux = (i eight)? w map data[7]: 1'b0;
wire w even;
assign w even = ~i ohel;
wire w par even mux;
assign w par even mux = (w even)? (w map data[6:0] ^ w par gen sel mux):
                                 ~(w_map_data[6:0] ^ w_par_gen_sel_mux);
// PARITY BIT SELECT
wire w_par_bit_sel_mux;
assign w par bit sel mux = (i eight)? w map data[8]: w map data[7];
// STOP BIT SELECT
reg w stop bit sel mux;
always@(*)
   case({i_eight,i_pen})
      2'b00: w stop bit sel mux = w map data[7];
      2'b01: w stop bit sel mux = w map data[8];
      2'b10: w stop bit sel mux = w map data[8];
      2'b11: w stop_bit_sel_mux = w_map_data[9];
   endcase
// RXRDY RS FLOP
always@(posedge i_clk, posedge i_rst)
   if(i_rst) o_rxrdy <= 1'b0; else</pre>
   if(i_read) o_rxrdy <= 1'b0; else</pre>
   if(i_done) o_rxrdy <= 1'b1;</pre>
             o rxrdy <= o rxrdy;
   else
// PERR RS FLOP
wire w_set_perr;
assign w set perr = i pen & i done & (w par even mux ^ w par bit sel mux);
always@(posedge i clk, posedge i rst)
  if(w_set_perr) o_perr <= 1'b1;</pre>
                 o perr <= o perr;
```

endmodule

# Appendix K RX\_REMAP Code

```
`timescale 1ns / 1ps
This document contains information proprietary to the
//
     CSULB student that created the file - any reuse without
                                                                     //
//
//
     adequate approval and documentation is prohibited
                                                                     //
//
                                                                     11
11
                                                                     //
                 CECS460 System on Chip Design
     Project name: Project3_UART_RX
File name: RX_REMAP.v
                                                                     //
11
//
                                                                     //
                                                                     //
//
//
                                                                     //
     Created by Chanartip Soonthornwan on March 18, 2018.
11
                                                                     //
     Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
                                                                     11
11
                  A combinational block to re-arrange incoming data
                                                                     //
//
                  by shifting the data to its correct place according
//
                  the data controls, and ensures that the data frame
//
                  is ready to be for error checking.
//
                                                                     11
   Receiving Engine Datapath Remapping module
     Rearranging Received data from RX Shift Register according to
     the control:
     by default: there are 7-bit data plus one stop bit (8 bits)
     if eight : there are 8-bit data plus one stop bit (9 bits)
             : there are 7-bit data plus one parity bit
               and one stop bit (9 bits)
     if pen and eight: there are 10 bits in total.
     such that 8 bits will be stopped shifting and be off by 2 bits,
     therefore 8 bits data will be right shifted by 2.
     likewise, 9 bits will be shifted by 1, but 10 bits will not be shifted.
module RX REMAP (
  );
  always@(*) begin
     case({i_eight,i_pen})
       2'b00: o data = {2'b11, i data[9:2]};
       2'b01: o_data = {1'b1 , i_data[9:1]};
       2'b10: o data = {1'b1 , i_data[9:1]};
       2'b11: o data = i data;
     endcase
  end
```

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix L RX\_SHIFT\_REG Code

```
`timescale 1ns / 1ps
//
   This document contains information proprietary to the
// CSULB student that created the file - any reuse without
                                                                    //
// adequate approval and documentation is prohibited
//
   Class: CECS460 System on Chip Design
//
//
   Project name: Project3 UART RX
    File name: RX_SHIFT_REG.v
//
                                                                    11
//
                                                                    //
    Created by Chanartip Soonthornwan on March 18, 2018.
11
//
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
     Abstract: Shifting Register to shift data received from RX_line into receive engine when High to Low
//
//
//
                 Transmission occured (START bit) and at raising
11
                 edge of Bit Time Up(BTU).
                                                                    //
11
   Receiving Engine Shifting Register
    Shifiting input from RX line to REMAP Register when START bit
     has been acknowledged and shifts data out on raising edge
     of bit time up(btu).
     Shifting signal(SH) is the combinational logic of BTU & ~START
module RX_SHIFT_REG(CLK, RST, SH, SDI, SH_DATA);
   input RST;
input SH;
input SDI;
                              // Shifting signal
// Serial Data Input
                               // Shifting output
   output reg [9:0] SH DATA;
   always@(posedge CLK, posedge RST)
       if(RST) SH DATA <= 10'b0; else</pre>
       if(SH) SH DATA <= {SDI, SH DATA[9:1]};</pre>
       else     SH DATA <= SH DATA;</pre>
```

$\alpha$ .	$\alpha$	• 📭	4 •
( hin	Sne	ritire	ation
Chip	DP		auon

75 of 95

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix M PED Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                                 //
   Project name: Project2_UART_TX
                                                                 11
//
    File name: PED.v
//
                                                                 //
//
                                                                 //
//
    Created by Chanartip Soonthornwan on September 17, 2017.
                                                                 //
//
    Copyright @ 2017 Chanartip Soonthornwan. All rights reserved.
                                                                 //
//
                                                                 //
//
   Abstract: A module to detect Positive Edge input then
                                                                 //
//
                                                                 //
                returns one-shot pulse output.
//
                If the input is HIGH at the first clock and
                                                                 //
             second clock period, PED would detect this and output HIGH for one clock period.
//
                                                                 //
                                                                 //
module PED(clk, rst, d in, pulse);
          clk, rst;
                                // on-board clock, and AISO reset signal
  input
           d in;
                                // input signal
  input
  output wire pulse;
                                // one-shot pulse
          q1,q2;
                                // registers
  always@(posedge clk, posedge rst)
    if(rst) {q1, q2} <= 2'b0; // reset
            \{q1, q2\} \leftarrow \{d_{in}, q1\}; // q2 \text{ gets } q1, \text{ and } q1 \text{ get new signal}
    else
  // output at the moment of input change
  // q1 ____----__
  // q2
  // pulse _____
  assign pulse = q1 & ~q2;
endmodule
```

Chip	Si	pecification
	~ 1	

76 of 95

Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	MAY 12, 2018	UART Specification	3.0	

# Appendix N Address Decoder Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                                  //
  Project name: Project2_UART_TX
                                                                  11
//
//
   File name: ADDR_DECODER.v
                                                                  //
//
                                                                  //
// Created by Chanartip Soonthornwan on March 1, 2018.
                                                                  //
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                                  //
//
                                                                  //
   Abstract: Decoding Address from TramelBlaze's PORT ID
//
                                                                  //
//
                                                                //
                and Read/Write Strobe to 16 addresses inputs/outputs
//*************************//
  Assigning Each 16 inputs and 16 outputs either reading or writing
  with the wr_strobe and rd_strobe.
  note: port id == 16'b0 is when TramelBlaze doesn't read or write.
module ADDR DECODER(port id, wr strobe, rd strobe, writes, reads);
  input [15:0] port_id;
  input wr_strobe;
input rd_strobe;
  output [15:0] writes;
  output [15:0] reads;
  reg [15:0] writes;
  reg [15:0] reads;
  always @(*)
    begin
       writes = 16'b0;
      reads = 16'b0;
       writes[port id] = wr strobe;
       reads[port_id] = rd_strobe;
```

Chi	o Sr	ecific	cation

cmp specification				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	MAY 12, 2018	UART Specification	3.0	

77 of 95

# Appendix O AISO Reset Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                      //
// Project name: Project2 UART TX
                                                       //
// File name: AISO_rst.v
                                                       //
//
                                                       //
// Created by Chanartip Soonthornwan on September 17, 2017.
                                                      //
// Copyright @ 2017 Chanartip Soonthornwan. All rights reserved.
                                                       //
//
                                                       //
// Abstract: Receives reset signal input from a reset button
                                                     //
    then generates synchronized ocor to other module in the design.
//
             then generates synchronized output at rising edge //
11
                                                      //
module AISO_RST(clk, rst, rst_s);
  input
            clk, rst;
                        // on-board clock, and AISO reset signal
  output wire rst_s;
                               // Synchronized reset signal
                               // registers
       q1, q2;
  always@(posedge clk, posedge rst)
     * if reset(rst) is HIGH, the output will be HIGH
   * else output will always be LOW
  assign rst_s = ~q2;
```

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	MAY 12, 2018	UART Specification	3.0

# Appendix P TSI Source Code

```
`timescale 1ns / 1ps
// This document contains information proprietary to the
                                                       //
// CSULB student that created the file - any reuse without
                                                        //
// adequate approval and documentation is prohibited
                                                         //
//
                                                         //
// Class: CECS460 System on Chip Design
                                                         //
// Project name: Project4 TSI
                                                         //
//
                                                         11
   File name: TSI.v
//
                                                         11
//
   Created by Chanartip Soonthornwan on May 5, 2018.
//
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
//
    Abstract: Technology Specific Interface as a buffer for SOPC I/O
11
module TSI(
  // FPGA INPUTS
  input [6:0] i SW,
  // FPGA OUTPUTS
  // INPUTS FROM SOPC CORE
   input [7:0] i_LED,
  // OUTPUTS TO SOPC CORE
  output [6:0] o SW
);
   // Dedicated Input Clock Buffer
   IBUFG #( .IOSTANDARD("DEFAULT") )
  SYSTEM CLK (
     .O( o CLK),
     .I (SYS CLK)
  );
  // System Reset
  IBUF #( .IOSTANDARD("DEFAULT") )
  SYSTEM RESET (
     .0( o RST),
     .I(SYS RST)
  );
   // UART I/O
   OBUF #( .IOSTANDARD("DEFAULT") )
   TX(
     .0(o TX),
```

```
.I(i_TX)
);
IBUF #( .IOSTANDARD("DEFAULT") )
RX(
    .0(o_RX),
.I(i_RX)
);
// LEDs
OBUF #( .IOSTANDARD("DEFAULT") )
STAT_LED [7:0](
    .O(o_LED[7:0]),
    .I(i_LED[7:0])
);
// Switches
IBUF #( .IOSTANDARD("DEFAULT") )
SWITCHES[6:0](
    .O(o_SW[6:0]),
.I(i_SW[6:0])
);
```

<b>r r</b>				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	MAY 12, 2018	UART Specification	3.0	

# Appendix Q Full UART Program

```
; Author : Chanartip Soonthornwan
 Student_ID: 014353883
 Email : Chanartip.Soonthornwan@gmail.com
Subject : CECS460
 Instructor: John Tramel
 Assignment: Project Three Receive Engine
 Current Version: 1.0
 Date : April 16, 2018
; Data Constants
:-----
; ScratchPad alias
; Register alias
;-----
```

Prepared by: Date:		Date:	Document Number and Filename	Revision:	
	S. Chanartip	MAY 12, 2018	UART Specification	3.0	

```
HOW_MANY EQU RB RESULT EQU RC
 ; Port alias
 ;-----
 DATA_PORT EQU 0000
STATUS_PORT EQU 0001
LED_PORT EQU 0002
 ; ASCII in uses
 ASC NULL EQU 0000 ; NULL
 ASC_BS EQU 0008 ; Back Space
 ASC_TAB EQU 0009 ; Horizontal Tab
 ASC_LF EQU
ASC_CR EQU
                                   000A ; <LF> Line Feed (new line)
                      EQU
                                   000D ; <CR> Carriage return
002A ; '*' star
0040 ; '@' at
002E ; '.' dot
 ASC_CR
ASC_STAR EQU
ASC_AT EQU
ASC_DOT EQU
                      EQU
                      EQU
ASC_SL
ASC_EQ
                                   002F ; '/' slash
                      EQU
                                   003D ; '=' equal sign
                       EQU
                                    002D ; '-' dash
 ASC DASH EQU
 ASC SP
                       EQU
                                    0020 ; ' ' space
ASC_LB EQU
ASC_RB EQU
ASC_0 EQU
ASC_1 EQU
ASC_1 EQU
ASC_2 EQU
ASC_3 EQU
ASC_5 EQU
ASC_5 EQU
ASC_6 EQU
ASC_7 EQU
ASC_8 EQU
ASC_8 EQU
ASC_B EQU
ASC_B EQU
ASC_B EQU
ASC_C EQU
                                   005B ; '[' Left Bracket
 ASC LB
                       EQU
                                    005D ; ']; Right Bracket
                                    0032
                                    0034
                                    0036
                                    0038
                                   0039
                                   0041
                                   0042
                                   0043
                                   0044
                                   0045
                                   0046
                                   0047
                                   0048
                                    0049
                                    004A
ASC_K
ASC_L
ASC_M
                                    004C
                       EQU
                                    004D
 ASC N
                                    004E
                       EQU
 ASC O
                       EQU
                                    004F
 ASC P
                       EQU
 ASC_Q
                       EOU
 ASC R
                       EQU
                                    0052
 ASC S
                       EQU
ASC_T EQU
ASC_U EQU
ASC_V EQU
ASC_W EQU
                                   0054
                                   0055
                                   0056
```

```
ASC X
         EQU
              0058
ASC_Y
         EQU
              0059
ASC_Z
         EQU
              005A
; Startup: Initialize the design at reset
   Procedure:
      - Reset and Set registers
      - Store Banner, Prompt, HOMETOWN, CRLF and BSSP
         in the ScratchPad RAM
      - Reset the index register to be ready for the next use.
      - Start the Program with Interrupt Enable
; Main(){
   BLINK LED();
;
  }
;
ADDRESS 0000
; Initialize registers
         LOAD TEMP REG, ZEROS
          LOAD
                COUNT, ZEROS
          LOAD INDEX, ZEROS
          LOAD LED, ZEROS
          LOAD PRINT FLAG, FOUR
          LOAD UART STATUS, ZEROS
          LOAD CHAR_COUNT, ZEROS
          CALL
               BANNER_INIT
          CALL
                PROMPT_INIT
          CALL
                HOMETOWN INIT
          ; Initialize CRLF in ScratchPad
          LOAD TEMP REG, ASC CR
          STORE TEMP REG, INDEX
                INDEX, ONE
          ADD
          LOAD TEMP REG, ASC_LF
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
          ; Initialize BSSP in ScratchPad
          LOAD TEMP REG, ASC BS
          STORE
                TEMP_REG, INDEX
                INDEX, ONE
          ADD
          LOAD
                TEMP_REG, ASC_SP
          STORE
                TEMP REG, INDEX
          ADD
                 INDEX, ONE
                 TEMP REG, ASC BS
          LOAD
                TEMP REG, INDEX
          STORE
          AND
                 INDEX, ZEROS; Reset to ZEROS to be ready to display
START
          ENINT
; Main Loop
MAIN
          CALL
                BLINK LED
          JUMP
                MAIN
```

```
; Subroutine: BANNER INIT
      Displaying a banner with a prompt upon reset
   Store a Banner to ScratchPad Memory
   CECS460 PROJECT3
      By CHANARTIP SOONTHORNWAN
  by incrementing the memory pointer each time storing a character
  input registers: none
; output registers: none
ADDRESS 0040
BANNER_INIT
         LOAD
               TEMP_REG, ASC_SL
SL 50
               TEMP REG, INDEX
         STORE
                INDEX, ONE
         ADD
                COUNT, ONE
         ADD
               COUNT, 0031
                               ; if count < 0d50
         COMP
               SL 50
         JUMPC
               COUNT, ZEROS
         LOAD
         COMP
               INDEX, 0064
                               ; if index > 0d100
         JUMPNC DONE BANNER
               TEMP_REG, ASC_CR
         LOAD
         STORE
               TEMP_REG, INDEX
         ADD
                INDEX, ONE
         LOAD
               TEMP_REG, ASC_LF
                TEMP REG, INDEX
         STORE
               INDE\overline{X}, ONE
         ADD
               TEMP REG, ASC TAB
         LOAD
         STORE TEMP REG, INDEX
               INDEX, ONE
         ADD
         LOAD
               TEMP REG, ASC C
         STORE TEMP REG, INDEX
         ADD
               INDEX, ONE
               TEMP REG, ASC E
         LOAD
               TEMP REG, INDEX
         STORE
         ADD
               INDEX, ONE
               TEMP_REG, ASC_C
         LOAD
         STORE
               TEMP REG, INDEX
         ADD
                INDEX, ONE
                TEMP REG, ASC S
         LOAD
               TEMP REG, INDEX
         STORE
         ADD
               INDEX, ONE
               TEMP_REG, ASC_4
         LOAD
         STORE TEMP REG, INDEX
               INDEX, ONE
         ADD
         LOAD
               TEMP REG, ASC 6
         STORE
               TEMP REG, INDEX
         ADD
               INDEX, ONE
         LOAD
               TEMP_REG, ASC_0
         STORE TEMP REG, INDEX
         ADD
               INDEX, ONE
```

Prepared by:
S. Chanartip
Date:
Document Number and Filename
UART Specification
3.0

LOAD TEMP\_REG, ASC\_SP TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP\_REG, ASC\_P TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC R LOAD TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC O LOAD STORE TEMP REG, INDEX ADD INDEX, ONE TEMP REG, ASC J LOAD TEMP REG, INDEX STORE ADD INDEX, ONE TEMP REG, ASC E LOAD TEMP\_REG, INDEX STORE ADD INDEX, ONE LOAD TEMP REG, ASC C TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC T LOAD TEMP REG, INDEX STORE ADD INDEX, ONE LOAD TEMP\_REG, ASC\_3 STORE TEMP REG, INDEX INDEX, ONE ADD TEMP REG, ASC CR LOAD STORE TEMP REG, INDEX ADD INDEX, ONE TEMP\_REG, ASC\_LF LOAD TEMP\_REG, INDEX STORE ADD INDEX, ONE TEMP\_REG, ASC\_TAB
TEMP\_REG, INDEX LOAD STORE INDEX, ONE ADD TEMP REG, ASC\_B LOAD TEMP REG, INDEX STORE ADD INDEX, ONE LOAD TEMP REG, ASC Y TEMP REG, INDEX STORE ADD INDEX, ONE TEMP REG, ASC\_CR LOAD TEMP REG, INDEX STORE ADD INDEX, ONE LOAD TEMP\_REG, ASC\_LF STORE TEMP REG, INDEX ADD INDEX, ONE TEMP REG, ASC TAB LOAD TEMP REG, INDEX STORE INDEX, ONE ADD TEMP\_REG, ASC\_C LOAD STORE TEMP REG, INDEX INDEX, ONE ADD LOAD TEMP REG, ASC H TEMP REG, INDEX STORE INDEX, ONE ADD TEMP\_REG, ASC\_A LOAD STORE TEMP REG, INDEX ADD INDEX, ONE

	TEMP_REG, ASC_N
STORE	TEMP_REG, INDEX INDEX, ONE
ADD	
LOAD	TEMP_REG, ASC_A
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_R
	TEMP_REG, INDEX
<b>ADD</b> LOAD	INDEX, ONE
LOAD	TEMP_REG, ASC_T
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_I
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_P
STORE	TEMP_REG, INDEA
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_SP
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_S TEMP_REG, INDEX
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_O TEMP_REG, INDEX
STORE	TEMP_REG, INDEX
	INDEX, ONE
LOAD	TEMP_REG, ASC_O
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_N
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_T
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_H
	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_O
STORE ADD LOAD	TEMP_REG, INDEX
ADD	INDEX, ONE TEMP_REG, ASC_R
STORE	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_N
	TEMI_NEG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_W TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_A TEMP_REG, INDEX
	TEMP_REG, INDEX
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_N TEMP_REG, INDEX
STORE	INDEX ONE
ADD	INDEX, ONE
LOAD	TEMP_REG, ASC_CR
STORE	TEMP_REG, INDEX INDEX, ONE
ADD	INDEX, ONE

```
LOAD
                TEMP_REG, ASC_LF
          STORE
                TEMP REG, INDEX
          ADD
                 INDEX, ONE
          LOAD
                 TEMP REG, ASC SL
          JUMP
                 SL 50
DONE BANNER
                TEMP REG, ASC CR
          LOAD
                TEMP REG, INDEX
          STORE
          ADD
                INDEX, ONE
          LOAD
                TEMP REG, ASC LF
                TEMP REG, INDEX
          STORE
          ADD
                INDEX, ONE
                                 ; should be index for PROMPT BEGIN
          LOAD
                COUNT, ZEROS
          RETURN
; Subroutine: PROMPT INIT
  Store a Prompt into the ScratchPad Memory
  procedure:
      - increment the index each time storing a character
     PRESS ANY KEY TO CONTINUE...
  input registers: none
  output registers: none
ADDRESS 0170
PROMPT INIT
                TEMP REG, ASC P
          LOAD
                TEMP REG, INDEX
          STORE
                INDEX, ONE
          ADD
                TEMP REG, ASC_R
          LOAD
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
          LOAD
                TEMP REG, ASC E
          STORE TEMP REG, INDEX
                INDEX, ONE
          ADD
                TEMP REG, ASC_S
          LOAD
          STORE TEMP_REG, INDEX
          ADD
                INDEX, ONE
                TEMP_REG, ASC_S
          LOAD
          STORE
                TEMP REG, INDEX
                 INDEX, ONE
                TEMP REG, ASC SP
          LOAD
                TEMP REG, INDEX
          STORE
                INDEX, ONE
          ADD
                TEMP REG, ASC_A
          LOAD
                TEMP REG, INDEX
          STORE
                INDEX, ONE
          LOAD
                TEMP REG, ASC N
          STORE
                TEMP REG, INDEX
          ADD
                INDEX, ONE
          LOAD
                TEMP_REG, ASC_Y
          STORE TEMP_REG, INDEX
```

```
ADD
        INDEX, ONE
        TEMP_REG, ASC_SP
LOAD
        TEMP_REG, INDEX
STORE
ADD
        INDEX, ONE
LOAD
        TEMP_REG, ASC_K
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC E
LOAD
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC Y
LOAD
STORE
        TEMP REG, INDEX
        INDEX, ONE
ADD
        TEMP REG, ASC SP
LOAD
       TEMP REG, INDEX
STORE
ADD
        INDEX, ONE
        TEMP_REG, ASC_T
LOAD
STORE
        TEMP_REG, INDEX
        INDEX, ONE
        TEMP REG, ASC O
LOAD
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC SP
LOAD
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
LOAD
        TEMP REG, ASC C
STORE
        TEMP REG, INDEX
ADD
        INDEX, ONE
        TEMP REG, ASC O
LOAD
STORE
        TEMP_REG, INDEX
ADD
        INDEX, ONE
        TEMP_REG, ASC_N
LOAD
STORE
        TEMP REG, INDEX
ADD
        INDEX, ONE
        TEMP REG, ASC T
LOAD
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC_I
LOAD
        TEMP REG, INDEX
STORE
ADD
        INDEX, ONE
        TEMP REG, ASC N
LOAD
       TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC U
LOAD
        TEMP_REG, INDEX
STORE
ADD
        INDEX, ONE
LOAD
        TEMP_REG, ASC_E
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC DOT
LOAD
        TEMP REG, INDEX
STORE
ADD
        INDEX, ONE
LOAD
        TEMP_REG, ASC_DOT
        TEMP REG, INDEX
STORE
ADD
        INDEX, ONE
        TEMP REG, ASC DOT
LOAD
STORE
        TEMP REG, INDEX
ADD
        INDEX, ONE
```

; This INDEX should be HOMETOWN BEGIN

```
; Sub Routine: HOMETOWN INIT
      Store "MY HOMETOWN IS BANGKOK"
;-----
          ADDRESS 0200
HOMETOWN INIT
                 TEMP REG, ASC M
          LOAD
          STORE
                 TEMP REG, INDEX
          ADD
                 INDEX, ONE
                 TEMP REG, ASC Y
          LOAD
          STORE
                 TEMP REG, INDEX
          ADD
                  INDEX, ONE
                 TEMP REG, ASC SP
          LOAD
                 TEMP_REG, INDEX
          STORE
          ADD
                  INDEX, ONE
          LOAD
                  TEMP REG, ASC H
                 TEMP REG, INDEX
          STORE
                 INDEX, ONE
          ADD
                  TEMP REG, ASC O
          LOAD
                 TEMP REG, INDEX
          STORE
          ADD
                 INDEX, ONE
                 TEMP_REG, ASC_M
          LOAD
                 TEMP REG, INDEX
          ADD
                 INDEX, ONE
                 TEMP REG, ASC_E
          LOAD
                 TEMP REG, INDEX
          STORE
                  INDEX, ONE
          ADD
                 TEMP_REG, ASC_T
          LOAD
                  TEMP_REG, INDEX
          STORE
          ADD
                  INDEX, ONE
                 TEMP_REG, ASC_O
TEMP_REG, INDEX
          LOAD
          STORE
                  INDEX, ONE
          ADD
                 TEMP_REG, ASC_W
          LOAD
                 TEMP REG, INDEX
          STORE
          ADD
                 INDEX, ONE
          LOAD
                 TEMP REG, ASC N
          STORE
                 TEMP REG, INDEX
          ADD
                  INDEX, ONE
                 TEMP REG, ASC SP
          LOAD
                 TEMP REG, INDEX
          STORE
          ADD
                  INDEX, ONE
                 TEMP_REG, ASC_I
          LOAD
          STORE
                  TEMP REG, INDEX
          ADD
                  INDEX, ONE
                  TEMP REG, ASC S
          LOAD
                  TEMP REG, INDEX
          STORE
          ADD
                  INDEX, ONE
                 TEMP_REG, ASC_SP
          LOAD
                 TEMP REG, INDEX
          STORE
                  INDEX, ONE
          ADD
          LOAD
                  TEMP REG, ASC B
          STORE
                 TEMP REG, INDEX
                  INDEX, ONE
          ADD
                 TEMP REG, ASC_A
          LOAD
                 TEMP REG, INDEX
          STORE
          ADD
                 INDEX, ONE
```

```
LOAD
                TEMP_REG, ASC_N
          STORE
                TEMP REG, INDEX
                INDEX, ONE
          ADD
          LOAD
                TEMP_REG, ASC_G
          STORE
                TEMP_REG, INDEX
          ADD
                INDEX, ONE
                TEMP REG, ASC K
          LOAD
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
                TEMP REG, ASC O
          LOAD
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
          LOAD
                TEMP REG, ASC K
          STORE TEMP REG, INDEX
                INDEX, ONE
         ADD
                TEMP REG, ASC CR
          LOAD
                TEMP_REG, INDEX
          STORE
                INDEX, ONE
          ADD
          LOAD
                TEMP REG, ASC LF
          STORE TEMP REG, INDEX
                INDEX, ONE ; This INDEX should be CRLF BEGIN
          ADD
          RETURN
; Subroutine: BLINK LED
      Blinking LEDs while idling the main loop
  Procedure:
     - Decrementing counters each time the routine is called.
      0xFFFFF * 0x0019 provides 60HZ for LED to visibly blinking.
      - Once the both counter reach zeros, assigning new LED
      values and then outputs the value through LED PORT (0002).
  input registers: none
  output registers: none
ADDRESS 0290
BLINK LED
         LOAD DELAY, FFFF
         LOAD DELAY2, 0019
TAG
          SUB
                DELAY, ONE
          JUMPNZ TAG
          LOAD
                DELAY, FFFF
          SUB
                DELAY2, ONE
          JUMPNZ TAG
                LED, OOFF
          XOR
          OUTPUT LED, LED PORT
         RETURN
; Routine: BIN_TO_ASCII
   function: converting a 16-bit number into ASCII.
      Dividing input CECS COUNT by TEN THOUSAND, ONE THOUSAND,
         ONE HUNDREDS, TEN, and ONE then stores the
         division at scratch-pad address 0011, 0012, 0013,
         0014, and 0015 consequently.
 pseudo code:
```

```
HOW MANY = 0
      RESULT = COUNT;
;
      while (RESULT-10 > 0) {
;
          RESULT -= 10;
          HOW MANY++;
      }
  Input Register:
   COUNT - number of character received
             from serial terminal.
  Output Registers:
      COUNT TEN - stores ASCII of MSB of COUNT
      COUNT ONE - stores ASCII of LSB of COUNT
; Address for BIN_TO_ASC
          ADDRESS 0310
BIN TO ASCII
          LOAD
                 HOW MANY, ZEROS
          LOAD
                 RESULT, COUNT
SUB_FIND
          SUB
                 RESULT, TEN
          JUMPC
                 DONE FIND
          ADD
                 HOW MANY, ONE
                 SUB FIND
          JUMP
DONE FIND
          ADD
                 RESULT, TEN
          ADD
                 HOW_MANY, ASCII
          STORE
                 HOW_MANY, COUNT_TEN
          ADD
                 RESULT, ASCII
                 RESULT, COUNT ONE
          STORE
          RETURN
Subroutine: TX FUNC
   function: Output a character to TramelBlaze through
      DATA PORT(0000) according to the current PRINT FLAG.
      If the PRINT FLAG is zeros, UART is not transmitting
      at the moment.
   Procedure:
      if(PRINT FLAG == 0) return;
      else{
          printf(Mem[index]);
          switch(PRINT FLAG) {
             case 000\overline{6}: DISPLAY_COUNT();
             case 0005: DISPLAY BSSP();
             case 0004: DISPLAY BANNER();
             case 0003: DISPLAY PROMPT();
             case 0002: DISPLAY HOMETOWN();
             case 0001: DISPLAY CRLF();
      }
```

```
Input register:
     PRINT FLAG - hold current printing mode.
ADDRESS 0330
TX FUNC
                PRINT FLAG, ZEROS
          COMP
          RETURNZ
          FETCH TEMP_REG, INDEX
           OUTPUT TEMP REG, DATA PORT
          ADD INDEX, ONE
          COMP PRINT FLAG, SIX
           JUMPZ DISPLAY_COUNT
           COMP PRINT FLAG, FIVE
           JUMPZ DISPLAY_BSSP
          PRINT_FLAG, FOU JUMPZ DISPLAY BANNER COMP PRINT FT ?
                 PRINT FLAG, FOUR
                 PRINT FLAG, THREE
           JUMPZ DISPLAY_PROMPT
          COMP
                 PRINT FLAG, TWO
           JUMPZ DISPLAY HOMETOWN
          COMP PRINT FLAG, ONE
           JUMPZ DISPLAY CRLF
          RETURN
DISPLAY COUNT
                INDEX, COUNT_END
          COMP
          RETURNC
          LOAD
                INDEX, CRLF_BEGIN
          LOAD
                  PRINT FLAG, ONE
           RETURN
DISPLAY BSSP
                 INDEX, BSSP_END
           COMP
          RETURNC
          LOAD
                  PRINT_FLAG, ZEROS
          RETURN
DISPLAY BANNER
                  INDEX, BANNER END
          COMP
          RETURNC
          LOAD
                PRINT_FLAG, THREE
          RETURN
DISPLAY PROMPT
           COMP
                  INDEX, PROMPT END
          RETURNC
                  PRINT FLAG, ZEROS
           LOAD
          RETURN
DISPLAY HOMETOWN
                  INDEX, HOMETOWN END
          RETURNC
          LOAD INDEX, PROMPT BEGIN
                  PRINT_FLAG, THREE
          LOAD
          RETURN
```

```
DISPLAY_CRLF
          COMP
               INDEX, CRLF END
          RETURNC
         LOAD
                INDEX, PROMPT BEGIN
         LOAD
                 PRINT FLAG, THREE
         RETURN
Subroutine: RX_FUNC
   function: Setting the PRINT FLAG and INDEX to be ready
             to display on the Serial Terminal on the next
             TX interrupt according to the received
             character input.
  Procedure:
     if(PRINT_FLAG > 0) return;
      else{
          TEMP_REG = get_input();
          switch(TEMP REG) {
            case '* : SET HOMETOWN();
             case '<cr>': SET CRLF();
             case '<bs>': SET BSSP();
             case '@' : SET AT();
             default : SET ECHO();
     }
ADDRESS 0400
RX FUNC
               PRINT FLAG, ZEROS
          COMP
          RETURNNZ
          INPUT
                TEMP_REG, DATA_PORT
          COMP TEMP_REG, ZEROS
          RETURNZ
          COMP
                TEMP REG, ASC STAR
          JUMPZ SET HOMETOWN
          COMP
                TEMP REG, ASC CR
          JUMPZ
                SET_CRLF
          COMP
                TEMP_REG, ASC_BS
          JUMPZ
                SET BSSP
                TEMP REG, ASC AT
          COMP
                 SET AT
          JUMPZ
SET_ECHO
                COUNT, MAX CHAR
          COMP
          JUMPZ
                 SET CRLF
                 COUNT, ONE
          OUTPUT TEMP REG, DATA PORT
          RETURN
```

```
SET HOMETOWN
                    PRINT_FLAG, TWO
            LOAD
            LOAD
                    INDEX, HOMETOWN BEGIN
            LOAD
            LOAD TEMP_REG, ASC_NULL OUTPUT TEMP_REG, DATA_PORT
                    COUNT, ZEROS
            LOAD
            RETURN
SET_CRLF
            LOAD
                    PRINT FLAG, ONE
            LOAD
                    INDEX, CRLF BEGIN
                   TEMP_REG, ASC_NULL
            LOAD
            OUTPUT TEMP REG, DATA PORT
            LOAD
                    COUNT, ZEROS
            RETURN
SET_BSSP
            COMP
                    COUNT, ZEROS
            RETURNZ
            LOAD PRINT FLAG, FIVE
                    INDEX, BSSP BEGIN
            LOAD
            LOAD
                    TEMP REG, ASC NULL
            OUTPUT TEMP REG, DATA_PORT
                    COUNT, ONE
            RETURN
SET AT
            CALL
                    BIN TO ASCII
            LOAD
                    PRINT_FLAG, SIX
            LOAD
                    INDEX, COUNT_BEGIN
            LOAD
                    TEMP_REG, ASC_NULL
            OUTPUT TEMP_REG, DATA_PORT
                    COUNT, ZEROS
            LOAD
            RETURN
; Sub Routine: Interrupt Service Routine(ISR)
        Checking UART STATUS if the UART is ready to
        transmit or receive a character
       If the Transmit Engine is ready, (UART_STATUS & 0x0002) == 1
       If the Receive Engine is ready, (UART STATUS & 0x0001) == 1
       Where UART STATUS is an 8-bit data from UART data
       read from STATUS PORT(0001)
       UART STATUS consists
            {3'b0, w_ovf, w_ferr, w_perr, w_txrdy, w_rxrdy};
       which ovf - overflow flag
ferr - framing error
perr - parity bit error
* txrdy - transmit ready
* rxrdy - receive ready
   Procedure:
       UART STATUS = INPUT[STATUS PORT];
        UART STATUS &= 0x0003;
       if (UART STATUS = 0x0003) CALL BOTH(); else
        if (UART_STATUS = 0x0002) TX_FUNC();
        if (UART STATUS = 0 \times 0001) RX FUNC();
        else
```

**Chip Specification** 

94 of 95 Prepared by: Date: Document Number and Filename Revision: MAY 12, 2018 S. Chanartip **UART** Specification 3.0

```
return;
;
  input registers: none
    UART_STATUS - Reading the current UART status from UART;
               then store it for if-statement.
  output registers: none
ADDRESS OE00
        INPUT UART STATUS, STATUS PORT
                             ; check TX_rdy & RX_rdy
        AND
              UART STATUS, THREE
        COMP
            UART STATUS, THREE
        JUMPZ CALL_BOTH
        COMP
              UART_STATUS, TWO
        CALLZ
              TX_FUNC
                                  ; TX is ready
              UART STATUS, ONE
        COMP
        CALLZ
              RX FUNC
                                  ; RX is ready
        RETEN
CALL_BOTH
        CALL
             TX FUNC
                                  ; prioritize to TX
        CALL
              RX FUNC
        RETEN
:-----
; ISR vectored through OFFE
 Jump to ISR routine
ADDRESS OFFE
ENDIT
        JUMP ISR
        END
```

Chip	Sno	ecifi	cai	tion
	$\sim$ $\sim$		Cu	

95 of 95 Revision: Prepared by: Date: Document Number and Filename S. Chanartip MAY 12, 2018 **UART Specification** 3.0