CECS 460 System On Chip Design Spring 2018



Chanartip Soonthornwan

Chip Specification 4/17/2018

Chip	Sp	ecific	ation

	Cinp Spe	circution	2 01 00
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

2 of 88

This document contains information proprietary to the CSULB student that created the file - any reuse without adequate approval and documentation is prohibited.

Class: CECS460 System on Chip Design

Project name: Project3_UART_RX

In submitting this file for class work at CSULB I am confirming that this is my work and the work of no one else.

In the event, other code sources are utilized I will document which portion of code and who is the author.

In submitting this project, I acknowledge that plagiarism in student project work is subject to dismissal from the class.

Chin	Sno	ecific	ation
	$\mathcal{D}\mathcal{D}^{\dagger}$		auon

3 of 88 Prepared by: Date: Document Number and Filename Revision: S. Chanartip APRIL 11, 2018 **UART Specification** 2

Prepared by: Date: Document Number and Filename Revision:
S. Chanartip APRIL 11, 2018 UART Specification 2

Table of Content

1	Intr	oduc	ction	8
	1.1	Pur	pose	8
2	Ext	erna	Documents	9
	2.1	Pic	oBlaze	9
	2.2	Nex	xy 3	9
	2.3	AS	CII Table	9
3	Rec	quire	ments	10
	3.1	Inte	erface Requirements	10
	3.2	Phy	sical Requirements	10
4	Top	Lev	vel Design	11
	4.1	Des	scription	11
	4.2	Blo	ck Diagram	12
	4.3	Dat	a Flow Description	12
	4.4	I/O		12
	4.4.	.1	Signal Names	12
	4.4.	.2	Pin Assignments	12
	4.4.	.3	Electrical Characteristics	12
	4.5	Clo	cks	12
	4.6	Res	sets	12
	4.7	Sof	tware	12
5	Ext	erna	lly Developed Blocks	13
	5.1	Tra	melBlaze	13
6	Inte	ernal	ly Developed Blocks	14
	6.1	SO	PC Core	14
	6.2	Uni	versal Asynchronous Receiver Transmitter(UART)	16
	6.2.	.1	Transmit Engine	18
	6.2.	.2	Receive Engine	27
	6.3	Ado	dress Decoder	40
	6.4	Pos	itive Edge Detector (PED)	41
	6.5	Asy	vnchronous-In-Synchronous-Out Reset (AISO Reset)	42
7	Chi	ip Le	vel Verification	43

Document Number and Filename

Prepared by:

Date:

APRIL 11, 2018 S. Chanartip **UART** Specification 2 7.1 7.2 8 Table of Appendices Appendix A Appendix B Appendix C Appendix D Appendix E Appendix F Appendix G Appendix H Appendix I Appendix J Appendix K Appendix L Appendix M Appendix N Appendix O Appendix P Assembly Code for TX Engine Instruction Memory Error! Bookmark not defined. Table of Figures Figure 1: ASCII Table9

Chip Specification

Document Number and Filename Prepared by: Revision: Date: APRIL 11, 2018 S. Chanartip **UART Specification** 2

Figure 14: Bit Counter Module	. 23
Figure 15: Bit Counter Verification	. 23
Figure 16: Shift Register Module	. 24
Figure 17: Shift Register Detail Block Diagram	. 24
Figure 18: Shift Register Verification	
Figure 19: UART_RX block diagram	
Figure 20: UART_RX Detail Block Diagram	
Figure 21: UART_RX Verification Part 1	
Figure 22: UART_RX Verification Part 2	
Figure 23: RX_Control_State_Machine Diagram	
Figure 24: RX_Control Verification part1	
Figure 25: RX_Control Verification Part2	
Figure 26: RX_Datapath Block Diagram	
Figure 27: RX_Datapath Detail Block Diagram	
Figure 28: RX_Datapath o_rxrdy Verification	
Figure 29: RX_Datapath o_perr Verification	
Figure 30: RX_Datapath o_ferr Verification	
Figure 31: RX_Datapath o_ovf Verification	
Figure 32: RX_Shift_Register	
Figure 33: RX_Shift_Register Verification	
Figure 34: RX_Remap Diagram	
Figure 35: RX_Remap Verification	
Figure 36: Address Decoder Module	
Figure 37: Address Decoder Verification	
Figure 39: PED Verification	
Figure 40: AISO Reset module	
Figure 41: AISO verification	
Figure 42: TX Engine with TramelBlaze Verification	. 43
Figure 43: Transmitted result on RealTerm	
Figure 44: UART_RX receives 8'h3A from the file	
Figure 45: UART_TX transmits 8'h3A to a file.	. 45
Figure 46: Full UART with TramelBlaze on SerialTerminal	. 46
Table of Tables	
Table 1: Baud Rate Switches	
Table 2: Bit controls switches	
Table 3: TramelBlaze I/O	
Table 4: SOPC_CORE I/O	. 15
Table 5: UART I/O	. 17
Table 6: Transmit Engine I/O	. 20
Table 7: Transmit Engine Register Map	. 20

Chip Specification

Document Number and Filename
UART Specification 7 of 88 Prepared by:
S. Chanartip Revision: Date: APRIL 11, 2018

Table 8: Baud Decoder Table look up	21
Table 9: Baud Dedecoder I/O	
Table 10: Bit Time Counter I/O	22
Table 11: Bit Counter I/O	23
Table 12: Shift Register Encoding table	25
Table 13: Shift Register I/O	
Table 14: UART_RX I/O	
Table 15: RX_Control Block Diagram	
Table 16: RX_Control I/O	
Table 17: RX_Datapath I/O	
Table 18: RX_Shift Register I/O	
Table 19: RX REMAP I/O	
Table 20: Address Decoder I/O	40
Table 21: PED I/O	
Table 22: AISO I/O	42

α .	α.	• ••	
Chip	Sp	ecific	ation

Chip Specification					
Prepared by:	Date:	Document Number and Filename	Revision:		
S. Chanartip	APRIL 11, 2018	UART Specification	2		

Introduction

This chip specification document describes details of three major components, Memory Interface Block(MIB), Universal Asynchronous Receiver and Transmitter(UART), and a Microprocessor (TramelBlaze) developed by John Tramel. This System On Programmable Chip (SOPC) provides a capability

1.1 Purpose

Providing UART a transmission protocol with a selectable baud rate, bits transmitted, parity enable/disable, and odd/even parity bit.

α .	α	• ••	4 •
Chin	Sn	ecifica	ation
~P	~~~		

	Chip Spe	cification	9 of 88
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

2 External Documents

- 2.1 PicoBlaze
- 2.2 Nexy 3
- 2.3 ASČII Table

Dec	H	Oct	Cha	r	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html	Chr	Dec	Нх	Oct	Html Cl	nr
0	0	000	NUL	(null)	32	20	040	6#32;	Space	64	40	100	a#64;	0	96	60	140	a#96;	8
1	1	001	SOH	(start of heading)	33	21	041	@#33;	1	65	41	101	A	A	97	61	141	a	a
2	2	002	STX	(start of text)	34	22	042	@#3 4 ;	**	66	42	102	B	В	98	62	142	@#98;	b
3	3	003	ETX	(end of text)	35	23	043	#	#	67	43	103	C					@#99;	
4	4	004	EOT	(end of transmission)	36	24	044	\$	ş	68	44	104	D	D	100	64	144	d	d
5	5	005	ENQ	(enquiry)				%					E					e	
6				(acknowledge)				%#38;					F		_			f	
7				(bell)				%#39;					G			700		g	
8	_	010		(backspace)				@# 4 0;					6#72;					@#104;	
9	_		TAB	(horizontal tab))					6#73;	_				i	
10		012		(NL line feed, new line)				&# 4 2;					a#74;					j	
11	_	013		(vertical tab)				&#43;</td><td></td><td></td><td></td><td></td><td><u>475;</u></td><td>_</td><td></td><td></td><td></td><td>k</td><td></td></tr><tr><td>12</td><td></td><td>014</td><td></td><td>(NP form feed, new page)</td><td></td><td></td><td></td><td>a#44;</td><td></td><td></td><td></td><td></td><td>a#76;</td><td></td><td> </td><td></td><td></td><td>l</td><td></td></tr><tr><td>13</td><td></td><td>015</td><td></td><td>(carriage return)</td><td></td><td></td><td></td><td>&#45;</td><td></td><td></td><td>_</td><td></td><td>M</td><td></td><td> </td><td></td><td></td><td>m</td><td></td></tr><tr><td>14</td><td></td><td>016</td><td></td><td>(shift out)</td><td></td><td></td><td></td><td>&#46;</td><td></td><td></td><td>_</td><td></td><td>N</td><td></td><td> </td><td></td><td></td><td>n</td><td></td></tr><tr><td>15</td><td>F</td><td>017</td><td>SI</td><td>(shift in)</td><td></td><td></td><td></td><td>6#47;</td><td></td><td></td><td></td><td></td><td>@#79;</td><td></td><td></td><td></td><td></td><td>o</td><td></td></tr><tr><td></td><td></td><td>020</td><td></td><td>(data link escape)</td><td></td><td></td><td></td><td>&#48;</td><td></td><td></td><td></td><td></td><td>P</td><td></td><td></td><td></td><td></td><td>p</td><td></td></tr><tr><td></td><td></td><td></td><td></td><td>(device control 1)</td><td></td><td>70.0</td><td></td><td>@#49;</td><td></td><td></td><td></td><td></td><td>Q</td><td></td><td></td><td></td><td></td><td>q</td><td></td></tr><tr><td></td><td></td><td></td><td></td><td>(device control 2)</td><td></td><td></td><td></td><td>@#50;</td><td></td><td></td><td></td><td></td><td>@#82;</td><td></td><td></td><td></td><td></td><td>r</td><td></td></tr><tr><td>19</td><td>13</td><td>023</td><td>DC3</td><td>(device control 3)</td><td></td><td></td><td></td><td>3</td><td></td><td></td><td></td><td></td><td>4#83;</td><td></td><td></td><td></td><td></td><td>s</td><td></td></tr><tr><td>20</td><td>14</td><td>024</td><td>DC4</td><td>(device control 4)</td><td></td><td></td><td></td><td>4</td><td></td><td></td><td></td><td></td><td>4;</td><td></td><td></td><td></td><td></td><td>t</td><td></td></tr><tr><td></td><td></td><td></td><td></td><td>(negative acknowledge)</td><td></td><td></td><td></td><td>5</td><td></td><td></td><td></td><td></td><td>U</td><td></td><td></td><td></td><td></td><td>u</td><td></td></tr><tr><td></td><td></td><td></td><td></td><td>(synchronous idle)</td><td></td><td></td><td></td><td>4;</td><td></td><td></td><td></td><td></td><td>V</td><td></td><td></td><td></td><td></td><td>v</td><td></td></tr><tr><td></td><td></td><td></td><td></td><td>(end of trans. block)</td><td></td><td></td><td></td><td>7</td><td></td><td></td><td></td><td></td><td>W</td><td></td><td></td><td></td><td></td><td>w</td><td></td></tr><tr><td></td><td></td><td></td><td></td><td>(cancel)</td><td></td><td></td><td></td><td>8</td><td></td><td></td><td></td><td></td><td>X</td><td></td><td></td><td></td><td></td><td>x</td><td></td></tr><tr><td></td><td></td><td>031</td><td></td><td>(end of medium)</td><td></td><td></td><td></td><td>6#57;</td><td></td><td></td><td></td><td></td><td>Y</td><td>_</td><td></td><td></td><td></td><td>y</td><td></td></tr><tr><td></td><td></td><td>032</td><td></td><td>(substitute)</td><td></td><td></td><td></td><td>6#58;</td><td></td><td></td><td></td><td></td><td>Z</td><td></td><td></td><td></td><td></td><td>z</td><td></td></tr><tr><td>27</td><td>1В</td><td>033</td><td>ESC</td><td>(escape)</td><td></td><td></td><td></td><td>6#59;</td><td></td><td></td><td></td><td></td><td>[</td><td>-</td><td></td><td>. –</td><td></td><td>@#123;</td><td></td></tr><tr><td></td><td></td><td>034</td><td></td><td>(file separator)</td><td></td><td></td><td></td><td><</td><td></td><td></td><td></td><td></td><td>@#92;</td><td></td><td></td><td></td><td></td><td>4;</td><td></td></tr><tr><td></td><td></td><td>035</td><td></td><td>(group separator)</td><td></td><td></td><td></td><td>=</td><td></td><td></td><td></td><td></td><td>@#93;</td><td></td><td></td><td></td><td></td><td>}</td><td></td></tr><tr><td></td><td></td><td>036</td><td></td><td>(record separator)</td><td></td><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td>	4;</td><td></td><td></td><td></td><td></td><td>~</td><td></td></tr><tr><td>31</td><td>1F</td><td>037</td><td>US</td><td>(unit separator)</td><td>63</td><td>3F</td><td>077</td><td>?</td><td>2</td><td>95</td><td>5F</td><td>137</td><td>_</td><td>_ </td><td>127</td><td>7F</td><td>177</td><td></td><td>DE</td></tr></tbody></table>											

Figure 1: ASCII Table

Chip	Spe	ecifi	ca	tion	ì
	\mathbf{p}		Cu		T

Chip Specification 1				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	APRIL 11, 2018	UART Specification	2	

Requirements

3.1 Interface Requirements

This design has eleven baud rates to select from four Nexys3 on-board switches, and three bits parity control for eight-bit, parity enable, and odd/even parity selection which are compatible to the industrial standard interface. Also, serially output through TX port and indicating a microprocessor with TXRDY signal.

3.2 Physical Requirements

There are seven switches and one button on Nexy3 being used. The button(up) is used as reset signal, the switches[7:4] are for baud rate selection, and switches[3:1] are parity checking control; switch[3] is for eight-bit data, switch[2] is for parity-bit enable, switch[1] is for odd/even parity bit.

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

4 Top Level Design

4.1 Description

The Top Level demonstrates interconnections between SOPC CORE and TSI where the SOPC CORE consists of the entire digital design of UART and a Microprocessor, while TSI contains references to the Spartan-6 libraries. Any I/O for the SOPC CORE must pass through the TSI before interreacting with the SOPC core. The core would utilize the UART to display banner and prompt stored in the Microprocessor ROM and interacts with a user input then display a response on a serial terminal display with a baud rate and controls set at the on-board switches

Switches[7:4]	Baud Rate	Bit Time	Nexy 3 Count
0000	300	3.3333ms	333333
0001	1200	833.33us	83333
0010	2400	416.66us	41667
0011	4800	208.33us	20833
0100	9600	104.16us	10417
0101	19200	52.083us	5208
0110	38400	26.041us	2604
0111	57600	17.361us	1736
1000	115200	8.6806us	868
1001	230400	4.3403us	434
1010	460800	2.1701us	217
1011	921600	1.0851us	109

Table 1: Baud Rate Switches

Switches[3:1]	Bits	Parity
000	7	Disable
001	7	Disable
010	7	Even
011	7	Odd
100	8	Disable
101	8	Disable
110	8	Even
111	8	Odd

Table 2: Bit controls switches

	- I - I		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

4.2 Block Diagram

4.3 Data Flow Description

4.4 I/O

- 4.4.1 Signal Names
- 4.4.2 Pin Assignments
- 4.4.3 Electrical Characteristics
 - Buttons
 - o 3.3V is considered as Logical 1
 - o 0V is considered as Logical 0
 - Switches
 - o 1.8V is considered as Logical 1
 - o 0V is considered as Logical 0

4.5 Clocks

Nexys 3 utilizes a 100 MHz crystal oscillator.

4.6 Resets

The all registers in SOPC will be synchronizing reset to a known state on a raising edge of a clock when an on-board mechanical reset button is pressed. The Asynchronized-In-Synchronize-Out (AISO_RST) module will generate the button pressed signal to a synchronized reset signal for the entire design.

4.7 Software

Full UART Program p.73

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

5 Externally Developed Blocks

5.1 TramelBlaze

Description

A 16-bit microcontroller that emulates the 8-bit PicoBlaze utilizing 4Kx16 bit ROM as instruction memory where the processor reads and performs the assembly program. In this application, TramelBlaze utilizes UART engine to communicate with a Serial Terminal as to display and receive an ASCII value according to which port_id the processor preferred.

Diagram




Figure 2: TramelBlaze Block Diagram

I/O

Signal	Size (bit)	I/O	Connected to
CLK	1	I	100MHz Crystal Oscillator
RESET	1	I	AISO_RST
INTERRUPT	1	I	RS_FLOP
IN_PORT	16	I	UART_TOP
OUT_PORT	16	О	UART_TOP
PORT_ID	16	0	Address Decoder
INTERRUPT_ACK	1	0	RS_FLOP
READ_STROBE	1	О	UART_TOP
WRITE_STROBE	1	O	UART_TOP

Table 3: TramelBlaze I/O

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6 Internally Developed Blocks

6.1 SOPC Core

Description

The Top-level module demonstrates interconnections of controls and data paths through microprocessor (TramelBlaze), Universal Asynchronized Receiver Transmitter (UART), Address Decoder, Asynchronized-In-Synchronized-Out Reset signal module (AISO_RST), and UART interrupt and LED buffers.

<u>AISO_RST</u> is to generate a synchronized signal brings the whole circuit register to a known state since asynchronized reset signal from an on-board switch may cause a metastability for the register inputs and causes the system misbehaves.

<u>UART_TOP</u> is a full duplex serial communication protocol transmits and receives data through TX and RX line, generates interrupts to the microprocessor, and switches a word data or UART status output to the processor as requested.

<u>TramelBlaze</u>, a 16-bit microprocessor emulates 8-bit PicoBlaze. The processor is externally developed by John Tramel to execute assembly programs from a ROM and utilizes the UART to communicate on Serial Terminal.

Address Decoder, a combinational block to set the read or write strobe of an address (port_id) that has been sent out of the TramelBlaze.




Figure 3: SOPC_CORE Diagram

	r ~ r · ·		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Detail Block Diagram




Figure 4: SOPC_CORE Detail Diagram

I/O

Signal	Size (bit)	I/O	Connected to
SYS_CLK	1	I	100 MHz Crystal Oscillator
SYS_RST	1	I	On-board button(up)
SW_BAUD	1	I	On-board switches[7:4]
SW_EIGHT	8	I	On-board switch[3]
SW_PEN	1	I	On-board switch[2]
SW_OHEL	1	I	On-board switch[1]
o_LED	1	0	On-board LED
o_TX	4	О	TX port

Table 4: SOPC_CORE I/O

Source Code: Appendix A

Prepared by:	Date:	Document Number and Filename	Revision:	l
S. Chanartip	APRIL 11, 2018	UART Specification	2	l

6.2 Universal Asynchronous Receiver Transmitter(UART)

Description

UART is a full duplex serial communication protocol device that could transmit a data package by a Transmit Engine through TX line, or receive a data package by Receive Engine through RX line. The UART consists of three major components, Receive Engine(RX), Transmit Engine(TX), and Baud Decoder, which RX responses for receiving data, TX for transmitting data, and Baud Decoder for decode the baud rate of the transmission to a specific bit time value for RX and TX to keep them synchronize to the transition. UART generates interrupts caused by RX or TX to TramelBlaze informing that which engine is ready for the next perform at the time. Moreover, UART dedicates the received data status as it flags all errors checking with RX or TX ready signals on o_UART_DS as it is requested.




Figure 5: UART Top Diagram

Chip Specification

Chip Specification				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	APRIL 11, 2018	UART Specification	2	

Detail Block Diagram




Figure 6: UART Top Detail Diagram

I/O

1/0			
Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	On-board button(up)
i_baud	4	I	On-board switches[7:4]
i_write	1	I	Address Decoder
i_read	2	I	Address Decoder
i_byte	8	I	TramelBlaze
i_rx	1	I	RX port
i_eight	8	I	On-board switch[3]
i_pen	1	I	On-board switch[2]
i_ohel	1	I	On-board switch[1]
o_UART_INTR	1	O	TramelBlaze
o_UART_DS	8	O	TramelBlaze
o_tx	1	O	TX port

Table 5: UART I/O

Source Code: <u>Appendix B</u>

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.1 Transmit Engine

Description

Transmit Engine, half duplex serial digital communication protocol from a device to another without clock crossing interface. The transmit engine is responsible for shifting a set of data one bit out at a bit time throughout the Transmit line to a receiver device at the other end of an USB cable. The design consists four major components which are Baud Decoder, Bit Time Counter, Bit Counter, and Shift Register. First component, Baud Decoder, determines which frequency for the data transmission by decoding the Baud frequency selection into a constant for Bit Time Counter to generate a pulse signal of the Baud frequency called bit time up (BTU) signal. On each BTU, Bit Counter increase its counter that tracking how many bits of the transmission have been transmitted by one, while the BTU is also inform the Shift Register to shift right by one. The Shift Register concatenates a mark bit, a start bit, a 7 or 8-bit input with a parity bit become an 11-bit data package promptly to be loaded, and LSB-to-MSB shifting.

Block Diagram




Figure 7: Transmit Engine Module

Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	APRIL 11, 2018	UART Specification	2	

Detail Block Diagram




Figure 8: UART TX Detail Block Diagram

Chip Specification

20 of 88

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

I/O

Signal	Size (bit)	I/O	Connected to	
i_clk	1	I	100 MHz Crystal Oscillator	
i_rst	1	I	AISO reset	
i_write	1	I	Load signal	
i_byte	8	I	TramelBlaze_outport[7:0]	
i_eight	1	I	On-board switch	
i_pen	1	I	On-board switch	
i_ohel	1	I	On-board switch	
i_rate	19	I	Baud Rate	
o_tx	1	О	USB	
o_txrdy	1	О	Positive Edge Detector (PED)	

Table 6: Transmit Engine I/O

Register Map

Register	Module	Description
o_txrdy	RS_Flop	Indicate that Transmission is ready
[18:0] count	Bit_Time_Counter	Baud Rate counter
[3:0] bit_count	Bit_Counter	Bit Time counter
r_ld_d1	Load_D1_Flop	Delays package data to reach Shift Register and delays w_doit for a clock period
[7:0] r_byte	Load_Byte_Flop	Holds input data from TramelBlaze

Table 7: Transmit Engine Register Map

Source Code: Appendix C

Verification




Figure 9: Transmit Engine Verification

Transmit Engine is verified as it is able to shift a data package out according to the parity bit control with a baud rate through the o_Tx line.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.1.1 **Baud Decoder**

Description

A combinational logic block to convert the Baud Rate control from on-board switches to a counter for a pulse maker (Bit Time Counter) to generate a signal according to its requirement.




Figure 10: Baud Decoder Module

BAUD_VAL[3:0]	Baud Rate	Eng Not	Bit Time Count
0000	300	3.333 ms	333,333
0001	1200	833.33 us	83,333
0010	2400	416.66 us	41,667
0011	4800	208.33 us	20,833
0100	9600	104.16 us	10,417
0101	19200	52.083 us	5,208
0110	38400	26.041 us	2,604
0111	57600	17.361 us	1,736
1000	115200	8.6806 us	868
1001	230400	4.3403 us	434
1010	460800	2.1701 us	217
1011	921600	1.0851 us	109

Table 8: Baud Decoder Table look up

I/O

Signal	Size (bit)	I/O	Connected to
BAUD_VAL	4	I	On-board switches[7:4]
K	19	О	Bit Time Counter

Table 9: Baud Dedecoder I/O

Source Code: Appendix D

Verification




Figure 11: Baud Decoder Verification

Baud Decoder is verified as it provides correct bit-time-count constant(K) according to a table look-up output vector(Y) for each iteration(i).

	<u>L</u> L		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.1.2 **Bit Time Counter**

Description

Bit Time Counter generates pulse of a desire clock frequency according to Baud Rate count by incrementing a counter as it is allowed, then outputting a Bit Time Up signal and reset the counter.




Figure 12: Bit Time Counter Module

I/O

Signal	Size (bit)	I/O	Connected to	
i_clk	1	I	100 MHz Crystal Oscillator	
i_rst	1	I	AISO reset	
k	19	I	Baud Decoder	
w_doit	1	I	Bit Counter	
w_btu	1	0	Shift Register & Bit Counter	

Table 10: Bit Time Counter I/O

Source Code: Appendix C

Verification




Figure 13: Bit Time Counter Verification

Bit Time Counter is verified as it generates a one-clock period pulse when the counter is counted to a specific baud rate constant.

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

6.2.1.3 Bit Counter

Description

Bit Counter counts number of bits in the transmission, which is 11 bits for this design, utilizing a counter to increment the bit counter at an active edge of Bit Time Up(BTU) signal. The counter will output Done signal to indicate the bit count is reached 11 bits and reset the counter.




Figure 14: Bit Counter Module

I/O

Signal	Size (bit)	I/O	Connected to	
i_clk	1	I	100 MHz Crystal Oscillator	
i_rst	1	I	AISO reset	
w_btu	1	I	Bit Time Counter	
w_doit	1	I	Done RS Flop	
w_done	1	0	Bit Time Counter & Txrdy Flop	


Table 11: Bit Counter I/O

Source Code: Appendix C

Verification

I i_rst I w_done I w_btu I w_doit

₩ bit_count[3:0]



Bit Counter is verified as it generates w_done signal when bit_count reached 11₁₀.

	- I - I		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.1.4 Shift Register

Description

Serially shifting 11-bit encoded data according to Parity-bit controls from Shift Register Function through TX line with a frequency of Baud Rate (shifting an active edge of BTU signal). The data transmission transmits LSB to MSB with or without parity bit. At the beginning of a transmission, High represents mark (nothing) and Low represents Start Bit, then the package data will be shifted.




Figure 16: Shift Register Module

Block Diagram




Figure 17: Shift Register Detail Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Eight	Pen	Ohel	10 th bit	9 th bit
0	0	0	1	1
0	0	1	1	1
0	1	0	1	^BYTE[6:0]
0	1	1	1	~^BYTE[6:0]
1	0	0	1	BYTE[7]
1	0	1	1	BYTE[7]
1	1	0	^BYTE[7:0]	BYTE[7]
1	1	1	~^BYTE[7:0]	BYTE[7]

Table 12: Shift Register Encoding table

I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
r_ld_d1	1	I	Load D1 flop
r_byte	8	I	TramelBlaze OutPort[7:0]
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
w_btu	1	I	Bit Time Counter
SDI	1	I	Hardwire high(1'b1)
SDO(o_tx)	1	O	UART TX output

Table 13: Shift Register I/O

Source Code: $\underline{Appendix F}$ & $\underline{Appendix G}$

Chin	Sn	ecifica	ation
	\mathcal{D}		

26 of 88

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Verification




Figure 18: Shift Register Verification

Shift Register is verified since an input data from TramelBlaze(i_byte) has be encoded into 11-bit data according the parity bit control, and then loaded into the Shift Register before shifting LSB to MSB with an even parity bit as a requirement.

	- I - I -		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.2 Receive Engine

Description

UART Receiving Engine module responses for obtaining data from RX_line of UART and output the received data to TramelBlaze while checking the data error. There are major components such as RX_Control Unit and RX_Datapath allow UART_RX synchronously receiving data from another device through the RX_line. RX_Control Unit generates controls for RX_Datapath by utilizing Bit Time Counter, Bit Counter, and a Finite State Machine.

Once, RX_Control Unit detects High-to-low transition for half of a bit time period, it recognizes the start-bit of the data and the Datapath starts receiving data in its shifting register, and then informs the Datapath when the stop bit arrives.




Figure 19: UART_RX block diagram

Meanwhile, RX_Datapath receives data, re-mapping the data, and check the frame of data if there is any kind of data transmitting error according to the controls.

Detail Block Diagram




Figure 20: UART_RX Detail Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
i_read	1	I	Address Decoder
i_rate	19	I	Baud Rate Decoder
i_rx	1	I	RX_line
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
o_rxrdy	1	0	UART
o_perr	1	0	UART
o_ferr	1	0	UART
o_ovf	1	О	UART
o_rx_dout	8	0	UART

Table 14: UART_RX I/O

Source Code: Appendix H

Verification

Utilizing a complete Transmit engine simulation transmits 0hAE as shown in Figure 22 and writes the TX output to a text file, then generating the text file as stimulus vector for UART_RX input (i_rx). With the identical control setup, Eight bit, Parity bit enable, and Even Parity bit, the transmit data are received in RX_Shift_Register and passing forward to RX_Remap module. The Remap has an 8-bit output (0hAE) through o_rx_dout to TramelBlaze as shown below which verifies that the UART_RX has received correct data (Figure 21: UART_RX Verification Part 1) as they were transmitted from UART_TX (Figure 22: UART_RX Verification Part 2).




Figure 21: UART_RX Verification Part 1

α	α	• 6•	4 •
Chip	Sne	citica	ation
	\sim P \cdot		

29 of 88

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2




Figure 22: UART_RX Verification Part 2

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.2.1 **RX Control**

Description

Receive Engine Control Unit, a unit generates controls signal to registers and multiplexers in RX_Datapath according to the control inputs. This module consists of three major modules; Bit Time Counter, Bit Counter, and Finite State Machine.

Bit Time Counter is similar to the one in Transmit Engine, while this RX Bit Time Counter selects either half of bit time counting or full bit time counting according to the state of the RX Engine. If the engine is at START state, the bit time is half since the State




Table 15: RX_Control Block Diagram

machine is consistently checking if the start bit holds for half of the bit time, then the bit time is valid. Meanwhile, counting full bit time in other states to synchronize the baud rate of the UART transmission.

Bit Counter counts numbers of arriving frame of data according to Eight and Parity bit controls.

Finite State Machine, a state machine consistently checking the receiving data High-to-Low transition since the start bit is the beginning of the transmitting data and the incoming data would be mark(High) and the start bit(Low). Then, keeps checking if the start bit hold in low active for a half of bit rate time, and then the transition kicks in and the RX engine readings the data until Done flags from Bit Count sets.

Finite State Machine




Figure 23: RX_Control_State_Machine Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
i_rate	19	I	Baud Rate Decoder
i_rx	1	I	RX_line
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
o_btu	1	0	RX_Datapath
o_done	1	О	RX_Datapath
o_start	1	O	RX_Datapath

Table 16: RX_Control I/O

Source Code: Appendix I

Verification

RX_Control is verified as its Bit Time Counter counts half of baud rate (i_rate) when the State Machine is at START State (2'b01) and then counts full baud rate at other states as shown in part 1, and then generates bit time up(btu) as the counter finishes counting a bit-time period. Moreover, RX_Control is also verified as its Bit Counter generates o_done signal once it finishes counting number of o_btu that Bit Time Counter generated as the Bit Counter is set by Eight and Parity Bit control. Meanwhile, the Finite State Machine cycles through states once it detects the High-to-Low transition of i_rx, generates o_start when it is at START state, and generates o_doit while it is not at IDLE state.




Figure 24: RX_Control Verification part1

Chip	Spe	ecifi	ca	tion	ì
	\mathbf{p}		Cu		T

Chip Specification				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	APRIL 11, 2018	UART Specification	2	




Figure 25: RX_Control Verification Part2

	- I - I		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.2.2 **RX_Datapath**

Description

Receive Engine Datapath is a module responsible for receiving a frame of bits input from UART RX line to receive engine shifting register (RX_SHIFT_REG) until the arrival of the stop bit of the data frame, then re-mapping the input data according to the data control before passing the remapped data through a 10-bit bus (w_map_data). Eight lower bit data will be directly sent as data output. While receiving data in through RX_line, Datapath also validifies if the incoming data is legit according data controls. There are three types of error; Parity-bit Error, Framing Error, and Overflow. Moreover, Datapath flags o_rxrdy if the input has been completely received.

Parity-bit Error is flagged when the parity bit in the data frame is mismatched with the parity-bit set by the input control, for example, 8E1 of 0xAA has a high parity bit instead of low bit showing that the parity bit is incorrected.

Framing Error is flagged when the stop bit in the data frame is mismatched with the input control, for example, 7N1 has a stop bit at o_rx_byte[8] where it is supposed to be o_rx_byte[7] showing that the stop bit is mismatched the controls.

Overflow error is flagged when received data is finished while the receive engine is not busy. In other words, there are actually more data coming in when it should have stopped reading data.




Figure 26: RX_Datapath Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Detail Block Diagram




Figure 27: RX_Datapath Detail Block Diagram

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
i_read	1	I	Read[0] from Address Decoder
i_btu	1	I	RX_Control
i_done	1	I	RX_Control
i_start	1	I	RX_Control
i_rx	1	I	RX_line
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_ohel	1	I	On-board Switch[1]
o_rxrdy	1	О	UART Interrupt
o_perr	1	O	LEDs
o_ferr	1	О	LEDs
o_ovf	1	О	LEDs
o_rx_byte	8	О	TramelBlaze


Table 17: RX_Datapath I/O

Source Code: Appendix J

Verification

• RX Ready signal

The signal is verified as o_rxrdy is set once i_done is asserted until RX_Datapath receives an i_read signal, then it clears o_rxrdy signal. When i_read is reasserted while i_done is active, o_rxrdy is set as shown below.



 $Figure~28:~RX_Datapath~o_rxrdy~Verification$

• Parity Bit Error signal

Parity Bit Error is verified as it is able to check the parity bit correctly as the stimulus remapped data switched. For this scenario, the remapped data is 0b1[1]_0110_1100 with 8E1 control input. Since 8-bit data is 0b0110_1100, therefor even parity bit should be low, but the remapped data received [1] (high) which is incorrect, thus the o_perr occurs HIGH for some period of time until the perr register is cleared by i_read signal.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Cha	nartip APRIL 1	1, 2018 UART Specification	2

Then the remapped data is changed to 0b1[0]_0110_1100. As discussed above, since this remapped data has a correct response parity bit, therefore o_perr does not flag.




Figure 29: RX_Datapath o_perr Verification

• Framing Error signal

Framing Error detects incoming data if the stop bit of the incoming data frame is corrected. First, the remapped data is 0b[0]001101100 with Eight and Parity bit controls, therefore the stop bit is at the MSB, but the remapped data's stop bit is reasserted, thus o_ferr is set as the remapped data has an incorrected stop bit. After that, clearing the flag with i_read signal and switching the remapped data to 0b[1]001101100 with the same Eight and Parity bit controls which does not set the o_ferr flag as the stop bit is correct.




Figure 30: RX_Datapath o_ferr Verification

• Overflowing Error signal

Overflow flag is verified as it is flagged when o_done and o_rxrdy are both asserted, and the flag is cleared by i_read signal properly.

Chip Specification

37 of 88 Prepared by: Document Number and Filename Revision: Date: APRIL 11, 2018 S. Chanartip **UART Specification** 2




Figure 31: RX_Datapath o_ovf Verification

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.2.2.1 RX_Shift_Register

Description

A register shifting an incoming data bit from RX_line (i_rx) every Bit Time Up (i_btu) in the DOIT state from RX_Control unit, meaning the shift register shifts in a bit after the start condition bit. And then, stops shifting in data in IDLE and START states. Shift Register is also called FIFO register as it takes incoming input on an active edge of a signal, in this case, from RX_Control's bit time counter.




Figure 32: RX_Shift_Register

I/O

Signal	Size (bit)	I/O	Connected to
CLK	1	I	100 MHz Crystal Oscillator
RST	1	I	AISO reset
SH	1	I	RX_Control
SDI	1	I	UART_RX
SH_DATA	10	О	RX_REMAP

Table 18: RX_Shift Register I/O

Source Code: Appendix L

Verification

RX_Shift_Register is verified as input data have been shifting from MSB to LSB when Shifting signal (SH) is HIGH, allowed the register to shift the input and update the output (SH_DATA) as shown in a figure below.



Figure 33: RX_Shift_Register Verification

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.2.2.2.2 RX_Remap

Description

A combinational block to re-arrange shifted data from RX_Shift_Register in manageable order or in the correct place according to the data controls, and to ensure the data frame is ready to be ready for errors checking.




Figure 34: RX_Remap Diagram

I/O

Signal	Size (bit)	I/O	Connected to
i_eight	1	I	On-board Switch[3]
i_pen	1	I	On-board Switch[2]
i_data	10	I	RX_Shift_Register
o data	10	0	UART_Datapath and
o_data	10	U	TramelBlaze

Table 19: RX_REMAP I/O

Source Code: Appendix K

Verification

RX_Remap waveform below simulates how a 10-bit shifted data from RX_Shift_Register behaves with different data controls (i_eight and i_pen).

When i_eight and i_pen are reasserted, i_data[9:2] are shifted to the right and added two mark bits on the left.

When only i_eight or only i_pen is asserted, i_data[9:1] are shifted to the right and add one mark bit on the left.

And When both i_eight and i_pen is asserted, the i_data is actually place on the correct place.

The waveform below verifies that RX_Remap behaves as expected.



Figure 35: RX_Remap Verification

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.3 Address Decoder

Description

A combination block decodes port ID from the TramelBlaze along with its read or write strobe into two 16-bit outputs; reads and writes. When either read or write strobe high, the bit position represented the current port ID would turn high. For instance, if the current port ID is 16'b0001 and write strobe is high, then writes == 16'b0010 would turn high. Likewise, if the current port ID is 16'b0010 and read strobe is high, then reads == 16'b0100.




Figure 36: Address Decoder Module

I/O

Signal	Size (bit)	I/O	Connected to
port_id	16	I	TramelBlaze
wr_strobe	1	I	TramelBlaze
rd_strobe	1	I	TramelBlaze
writes	16	0	Load Signal
reads	16	0	**not connected in revision1**

Table 20: Address Decoder I/O

Source Code: <u>Appendix N</u>

Verification




Figure 37: Address Decoder Verification

Address Decoder is verified as it outputs writes 16'h0002 when port_id is 16'h0001 and write strobe is high, and outputs reads 16'h0004 when port_id is 16'h0002 and read strobe is high.

	<u>L</u> L		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.4 Positive Edge Detector (PED)

Description

A pulse maker detecting a raising edge of a signal and output one-clock-period signal (one shot pulse signal) to a destination device. Typically used for indicating a first sight of a signal change from low to multiple clock high.




Figure 38: PED Module

I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
d_in	1	I	Txrdy Flop
pulse	1	0	Interrupt Request RS Flop

Table 21: PED I/O

Source Code: Appendix H

Verification




Figure 39: PED Verification

PED is verified as it generates a one-shot pulse for the next raising edge of the system clock after it detected the input signal had changed from low to high.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

6.5 Asynchronous-In-Synchronous-Out Reset (AISO Reset)

Description

A device to synchronous a digital circuit design's system reset signal to occur on all components at the same edge of the clock instead of asynchronous reset signal that could make the system behave differently than expected.




Figure 40: AISO Reset module

I/O

Signal	Size (bit)	I/O	Connected to
i_clk	1	I	100 MHz Crystal Oscillator
i_rst	1	I	AISO reset
rst_s	1	O	All sequential block in the design

Table 22: AISO I/O

Source Code: Appendix O

Verification




Figure 41: AISO verification

AISO_reset is verified as it generates a synchronous signal reset output when it receives asynchronous input.

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

7 Chip Level Verification

7.1 Transmit Engine

Transmit Engine is to consistently and serially shift a 16-bit data received from the TramelBlaze after a load signal by encoding the data to a package according to the parity-bit control that decides how is the data package should be. Generally, the data should starts with 01 where 1 is mark (idle state) and 0 is for the start bit to indicate the destination UART device that the transmission is about to begin, followed by 7 or 8 bit data, parity bit or not parity bit, and then filled the rest with 1's for a stop bit and mark bit as shown in Figure 42.



Figure 42: TX Engine with TramelBlaze Verification

As expected, the result from Figure 42 simulates that each data received from TramelBlaze are consistently encoded and serially shifted through TX line in the fashion of parity-bit control. Therefore, the output from TX line to an UART receiver with the similar set of parity-bit, the outputs at the receiver should be exactly as they are shifted from the Transmit Engine.

In order to inspect the result from the Transmit Engine, the Nexys3 board's TX port has to be connected to the RX port of the receiver which, in this case is a micro USB cable to another USB port in a computer with RealTerm program. RealTerm is a terminal could represent as a UART receiver which is suit for displaying a received data from Nexy3 board. After setting the incoming USB port, Baud rate at 330 Hz, 7-bit data, no-parity bit, and one stop bit, then initialize the Nexy3 with .bit file and the result is shown as in Figure 43.




Figure 43: Transmitted result on RealTerm

The result is shown as expected. The string of "CSULB CECS460 – [number]<CR><LF>" has been initialized in the ScratchPad Memory of the TramelBlaze, and it is being fetch one character at the time and transmitted to RealTerm. As long as the agreement of UART protocol for Transmit Engine and the Receiver are match, the transmitted data should be displayed correctly as shown in Figure 43, thus this result verifies this Transmit Engine is functioning properly.

	- I - I -		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

7.2 Receive Engine

Receive Engine Verification is utilized a complete transmission of the Transmit Engine to generate its outputs with a certain UART-bit controls (eight-bit, parity enable, and odd/even parity) into a text file, and then the Receive Engine will use the text file as a stimulus vector. In the verification, the bit controls are seven-bit and parity disable (7N1) to transmit 8h'3A into the Receive Engine shown in figures below.




Figure 44: UART_RX receives 8'h3A from the file

After stimulated and verified the RX Engine read the correct data which would be passed to TramelBlaze for further processes, both UART_TX and UART_RX are connected as a unit called UART which will transmit and receive data to and from a USB-microUSB connection to a Serial Terminal to interact with a user.

Therefore, a program has been created and install to the TramelBlaze's ROM to fulfill the project requirement and test if the UART functions properly with various controls and input.

The program is to display a banner and prompt at the start and wait for a user's input. If the input is <cr> or Enter, the cursor in the terminal would be at the start of next line and should refresh the prompt. If the input is <bs>, the character in front of the cursor should be erased, but not to erase the prompt. If the input is '*', displays my hometown and followed by a prompt in a new line. If the input is '@', displays number of character received followed by a prompt in a new line. Otherwise, the terminal should echo input characters up to 40 characters. If 40th character is reached, display a prompt in a new line as shown in the figure below.

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2




Figure 46: Full UART with TramelBlaze on SerialTerminal

<CR> was demonstrate by pressing an Enter button on a keyboard to get the new line with a prompt. <BS> is a bit difficult to display in one figure, but "This is me" has been erased the last character shown on the next line. Then '*' display my hometown, before testing the echoing character above 40 characters and displaying the number of received character with '@' pressed.

Chip Specification

Chip Specification 4			
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

8 Chip Level Test

	- I - I		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

9 Appendix

The Appendix includes Verilog codes for every module, except the TramelBlaze, that has been mentioned in this Chip specification.

Appendix A SOPC Code

```
`timescale 1ns / 1ps
   This document contains information proprietary to the
11
//
  CSULB student that created the file - any reuse without
                                                           //
//
    adequate approval and documentation is prohibited
                                                           //
//
  Class: CECS460 System on Chip Design
//
//
   Project name: Project3 UART RX
//
   File name: SOPC Core.v
//
11
    Created by Chanartip Soonthornwan on March 25, 2018.
11
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
             Overview of the project shows instanciates of
               UART, TramelBlaze, and other developed modules
11
//
    Version 1.0: Date: March 25, 2018.
                                                           //
module SOPC Core(
 // Interconnection wires
  w ld;
  wire
  wire [15:0] w tb outport;
  wire [15:0] w tb port id;
  wire [15:0] w writes;
  wire [15:0] w_reads;
  wire [7:0] w_uart_ds;
  // Assiging LEDs on board
  always@(posedge SYS_CLK, posedge w_rst_s)
    if(w_writes[2]) o_LED <= w_tb_outport[7:0];</pre>
        o LED <= o LED;
    else
  // Load Signal for UART TX
  assign w ld = (w tb port id == 16'b0) & w writes[0];
```

```
// UART Engine
UART_TOP UART_inst(
 .i_clk(SYS_CLK),
 .i_rst(w_rst_s),
 .i baud (SW BAUD),
 .i write (w ld),
 .i_read(w_reads[1:0]),
 .i byte(w tb outport[7:0]),
 .i_rx(i_RX),
 .i eight (SW EIGHT),
 .i_pen(SW_PEN),
 .i ohel (SW OHEL),
 .o TX (o TX),
 .o_UART_INTR(w_uart_intr),
 .o UART DS (w uart ds)
// RS flop to hold the ped pulse till reset
// by TB's interrupt acknowledge
RS FLOP rs_intr_inst
(.CLK(SYS CLK),
 .RST(w rst s),
.R(w_int_ack),
 .S(w_uart_intr),
 .Q(w intr)
);
// TramelBlaze (TB)
tramelblaze_top tb_top
(.CLK(SYS_CLK),
 .RESET(w_rst_s),
 .IN_PORT({8'b0, w_uart_ds}),
 .INTERRUPT (w intr),
 .OUT PORT (w tb outport),
 .PORT ID (w tb port id),
 .READ_STROBE(w_rd_strobe),
 .WRITE_STROBE(w_wr_strobe),
 .INTERRUPT ACK (w int ack)
);
// Address Decoder
ADDR DECODER addr dec inst
(.port id(w tb port id),
.wr_strobe(w_wr_strobe),
 .rd_strobe(w_rd_strobe),
 .writes(w_writes),
 .reads(w_reads)
// Asynchronized Input, Synchronized Output
AISO_RST aiso_inst
(.clk(SYS_CLK),
 .rst(SYS RST),
 .rst_s(w_rst_s)
```

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

Appendix B UART Transmit Engine Source Code

```
`timescale 1ns / 1ps
                    This document contains information proprietary to the
     CSULB student that created the file - any reuse without
//
     adequate approval and documentation is prohibited
11
//
                                                                       11
                 CECS460 System on Chip Design
11
    Project name: Project3 UART RX
                                                                       11
11
    File name: UART TOP.v
                                                                       11
//
                                                                       //
11
     Created by Chanartip Soonthornwan on March 1, 2018.
11
     Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
                                                                       //
11
     Abstract: A device Receiving and Transmitting data through
                                                                       //
//
                                                                       11
                  UART Protocol, without using a common clock between
//
                  this and destinated device, using number of bits
                                                                       //
//
                                                                       11
                  in a frame of data to confirm the correctness
//
                  off data collection.
//
    Version 1.0: Date: March 1, 2018
Version 1.1: Date: March 18, 2018.
11
//
                Moved Baud Decoder from UART_TX.vAdded UART_RX.v
11
                                                                       //
//
                                                                       //
11
   Version 1.2: Current Date: March 20, 2018.
                                                                       //
11
                    - Added wires and connections
                                                                       //
11
                     - Added PEDs
                                                                       //
//
                     - Added rx Status/Data mutilplexer
                                                                       //
   *******************************
  UART TOP consists with
     UART TX - Transmitted Engine that shifts 1-bit data out at a Bit Time,
              and generates an interrupt signal(txrdy) indicated it is ready
              for the next transmission.
     PED - Positive Edge Detector confirms the txrdy signal
     RS FLOP - To hold the PED confirmation signal for a clock until being
             reset by TramelBlaze interrupt acknowledge
     TramelBlaze - Microprocessor processes instructions from 4Kx16 bit ROM
                 and outputint the result through OUT PORT to UART, therefore
                 UART could transmit the data to a receiver.
     ADDR DEC - Address Decoder decodes reading and writing strobe and sends
          them to individual I/O.
     AISO_RST - Synchronize System Reset Signal to the whole design.
*/
   module UART TOP (
```

```
);
 // Interconnection wires
             w_txrdy;
wire
wire
             w_rxrdy;
             w_ped_tx_pulse;
wire
             w ped rx pulse;
wire
wire [18:0] w rate;
             w perr;
wire
             w ferr;
wire
wire
             w ovf;
wire [7:0] w rx dout;
wire [7:0] w RX STATUS;
// Data Selecting Mux
// multiplexing RX_status or RX_data to Tramelblaze
// with corrected port_id(i_read[1:0]) requested by the Tramelblaze
assign o_UART_DS = (i_read[1])? w_RX_STATUS :
                    (i_read[0])? w_rx_dout
 // Concatenating Status
assign w RX STATUS = {3'b0, w ovf, w ferr, w perr, w txrdy, w rxrdy};
 // Interrupt Pulse from either TX or RX Engine
assign o_UART_INTR = w_ped_tx_pulse | w_ped_rx_pulse;
 // UART Receive Engine
UART RX uart RX inst
 (.i clk(i clk),
 .i_rst(i_rst),
 .i_read(i_read[0]),
 .i_rx(i_rx),
 .i_eight(i_eight),
 .i_pen(i_pen),
 .i ohel(i ohel),
 .i rate (w rate),
 .o_rxrdy(w_rxrdy),
 .o perr (w perr),
 .o ferr(w ferr),
 .o ovf(w ovf),
 .o rx dout (w rx dout)
 // UART Transmit Engine
UART TX uart TX inst
 (.i_clk(i_clk),
 .i_rst(i_rst),
 .i_write(i_write),
.i_byte(i_byte),
 .i_eight(i_eight),
 .i_pen(i_pen),
 .i ohel(i ohel),
 .i_rate(w_rate),
 .o tx(o TX),
 .o txrdy(w txrdy)
```

```
// Positive Edge Detector(PED)
// Generating one-short pulse of
11
     UART Interrupt signal
PED
    ped_txrdy_inst
(.clk(i_clk),
    .rst(i_rst),
      .d_in(w_txrdy),
      .pulse(w_ped_tx_pulse)
    ped_rxrdy_inst
     (.clk(i clk),
     .rst(i_rst),
     .d in (w rxrdy),
      .pulse(w_ped_rx_pulse)
    );
// Baud Decoder
// Decode 4-bit input from switches(i_baud)
// to 19-bit value(k) for BIT_TIME_COUNTER
BAUD DEC baud dec inst
  .BAUD_VAL(i_baud),
  .K(w_rate)
```

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

Appendix C Transmit Engine Source Code

`timescale 1ns / 1ps

```
This document contains information proprietary to the
     CSULB student that created the file - any reuse without
//
     adequate approval and documentation is prohibited
11
//
                                                                        //
                 CECS460 System on Chip Design
11
     Project name: Project3 UART RX
                                                                        //
     File name: UART TX.v
11
                                                                        //
//
                                                                        //
11
     Created by Chanartip Soonthornwan on March 18, 2018.
                                                                        //
//
     Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
                                                                        //
11
                 Transmitted Engine for UART to send data to a receiver
     Abstract:
//
                                                                        //
                  with specific Baud Rate, parity, and number of bit
//
                   in the data package (7 or 8 bit)
                                                                        //
11
                                                                        11
//
     Version 1.0: Date: March 1, 2018
//
     Version 1.1: Current Date: March 18, 2018.
//
                     - Moved Baud Decoder to UART TOP.v
                                                                        11
//
                                                                        //
                      - Changed 4-bit i baud port to 19-bit i rate
//
                                                                        //
                          for previous k (bit time count constant) value
//
                      - Changed port name i_ld to i_write
                                                                        //
11
    ********************
  UART Transmit Engine
       Trasmit data to UART Receiver at a specific Baud Rate (assigned by i baud)
     through BAUD DEC coverting a 19-bit counter for BIT TIME COUNTER to
     count the period for each bit transmission, while BIT COUNTER counts bits
     will be sent in a transmission (11-bit at a time.)
        Everytime BIT TIME COUNTER finished count a bit time, Bit Time Up(w btu)
     will revoke the BIT COUNTER to start counting the next bit time, and
     SHIFT R to start shifting the next bit.
       Once all 11-bit has been shifted, BIT COUNTER set w done to indicate
     the data package's transmission is finised, and then set o_txrdy
     and reset r doit for BIT TIM COUNTER to reset it's counter for the next
     bit time counting.
module UART TX(
  input
i_clk, // System clock
input
i_rst, // System reset
input
i_write, // Load
  input i_pen, // Parity Bit Enable
input i_ohel, // Odd High / Even Low Parity bit
input [18:0] i_rate, // Baud Value for selecting Baud Rate
  reg [18:0] count;
  reg [ 3:0] bit count;
              r ld d1;
  reg [ 7:0] r_byte;
```

```
w doit;
wire
              w_btu;
wire
              w_done;
wire
wire [10:0]
            w_sh_data;
// BIT TIME COUNTER
//
     a pulse maker creates a pulse (w btu)
//
      when bit time is up by incrementing
//
      a 19-bit counter to reach bit time value(k)
      then generates a pulse with one clock period.
assign w btu = (count == i rate);
always@(posedge i clk, posedge i rst)
   if(i_rst) count <= 19'b0; else</pre>
   if(w btu) count <= 19'b0; else</pre>
   if(w doit) count <= count + 19'b1;</pre>
            count <= 19'b0;
// BIT COUNTER
// a pulse maker creates a pulse(w_done)
11
     when the number of TX bits
//
     are transmitted(11 bits), and
//
   has a counter(bit_count) to keep tracking
     of number of bits for each bit time up.
assign w done = (bit count == 4'd11);
always@(posedge i clk, posedge i rst)
                       bit count <= 4'b0; else
   if(i rst)
   if(w_doit) begin
         if(w btu)
                       bit_count <= bit_count + 4'b1;</pre>
         else
                       bit count <= bit count;</pre>
      end
   else
                       bit count <= 4'b0;
// RS FLOP instances for TXRDY
     Set output(o_txrdy) at sys_reset
//
//
     holding the output until the 11-bit
     transmission is done(w_done)
always@(posedge i clk, posedge i rst)
   if(i rst)
             o txrdy <= 1'b1;
   else
      case({w done,i write})
         2'b00: o txrdy <= o txrdy;
         2'b01: o_txrdy <= 1'b0;
         2'b10: o_txrdy <= 1'b1;</pre>
         2'b11: o_txrdy <= o_txrdy;</pre>
      endcase
// RS FLOP instance for DONE
   holding w doit signal until got reset
//
     by w_done.
RS FLOP
   rs doit inst
    (.CLK(i clk),
    .RST(i rst),
    .R(w done),
    .S(r_ld_d1),
    .Q(w_doit)
    );
```

```
// LOAD D1 FLOP
// holding load signal for a clock
always@(posedge i_clk, posedge i_rst)
  if(i_rst) r_ld_d1 <= 1'b0;</pre>
   else r ld d1 <= i write;
// LOAD BYTE for SHIFT REGISTER
// loading new 8-bit data when
// got a load signal(i_write)
always@(posedge i_clk, posedge i_rst)
   if(i rst)
              r byte <= 8'b0; else
   if(i write) r byte <= i byte;</pre>
                r byte <= r byte;
   else
// SHIFT REGISTER FUNCTION
// Arrange 8-bit incoming data and
// output an 11-bit data for shift register
// according to 3-bit parity control.
SHIFT R FUNC sh func inst
(.BYTE(r byte),
 .EIGHT(i eight),
.PEN(i_pen),
.OHEL(i_ohel),
.DOUT(w_sh_data)
// SHIFT REGISTER
// Serially shifts right the 11-bit data
//
      through TX(o_tx) every bit-time up,
      and receives new 11-bit data at load
     signal(r_ld_d1)
SHIFT_R sh_r_inst
(.CLK(i_clk),
.RST(i_rst),
 .LOAD(r ld d1),
.SHIFT (w_btu),
.SDI (1'b\overline{1}),
 .DIN(w sh data),
 .SDO(o tx)
```

Chip	Sn	ecifi	cai	tion
CIIIP	\sim \sim	CCILI	Cu	

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

56 of 88

Appendix D Baud Decoder Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                               //
   Project name: Project2_UART_TX
                                                               11
//
//
    File name: BAUD DEC.v
                                                               11
//
                                                               //
//
    Created by Chanartip Soonthornwan on March 1, 2018.
                                                               //
//
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                               //
//
                                                               //
    Abstract: A function to select Baud Rate for the UART protocol
                                                               //
module BAUD_DEC(BAUD_VAL,K);
  input [ 3:0] BAUD_VAL;
  output [18:0] K;
  reg [18:0] K;
  // function f() for K
  always@(*)
    case(BAUD VAL)
          19'b0000: K = 19'd333333;
          19'b0001: K = 19'd 83333;
          19'b0010: K = 19'd 41667;
          19'b0011: K = 19'd 20833;
          19'b0100: K = 19'd 10417;
          19'b0101: K = 19'd 5208;
          19'b0110: K = 19'd 2604;
          19'b0111: K = 19'd 1736;
          19'b1000: K = 19'd 868;
          19'b1001: K = 19'd 434;
          19'b1010: K = 19'd 217;
          19'b1011: K = 19'd 109;
          default: K = 19'd 0;
    endcase
endmodule
```

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Appendix E RS Flop Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                               //
  Project name: Project2_UART_TX
                                                               11
//
//
   File name: RS_FLOP.v
                                                               //
//
                                                               //
// Created by Chanartip Soonthornwan on March 1, 2018.
                                                              //
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                              //
//
                                                              //
// Abstract: RS flip flop is another kind of flop
                                                              //
      outputs LOW at posedge of reset or R,
//
                                                              //
                 outputs HIGH at posedge of S
                                                              //
/* PORT LISTS
* Inputs: CLK - Clock
 * RST - Reset(System)
       R - Reset(Input)
* S - Set(Input)
* Output: Q - Data out
module RS_FLOP(CLK, RST, R, S, Q);
  input CLK, RST; input R, S;
  output reg
             Q;
  always@(posedge CLK, posedge RST)
    if(RST) Q <= 1'b0;</pre>
    else
       case({S,R})
         2'b00: Q <= Q;
         2'b01: Q <= 1'b0;
         2'b10: Q <= 1'b1;
         2'b11: Q <= Q;
       endcase
```

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Appendix F Shift Register Function Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                                         //
    Project name: Project2_UART_TX
//
                                                                         //
    File name: SHIFT_R_FUNC.v
//
                                                                         //
//
                                                                         //
// Created by Chanartip Soonthornwan on March 1, 2018.
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                                         //
//
                                                                         //
//
   Abstract: A function block to setup data package for
                                                                         //
//
                 SHIFT R module
                                                                         //
/*
      Shift Register Function is a combination logic block where it takes
     Parity-bit control (Eight-bit, Parity Enable, and Odd parity High/ Even
     parity Low) and converges in to 11-bit data package sending to the actual
     Shift Register.
     To find that the data if, for example, even parity or not, utilizing an
     Exclusive Or (^) informs that Low if there are even numbers of one's in the
     data, or High if there are odd number of one's in the data.
module SHIFT R FUNC (
  // inputs
  BYTE, // 8-bit data from TramelBlaze out_port
EIGHT, // 7-or-8-bit to be transmitted
PEN, // Parity bit Enable
OHEL, // Odd-High-Even-Low to clarify which parity bit to send
  // outputs
  DOUT // 11-bit data package to SHIFT R
);
  input [ 7:0] BYTE;
  input EIGHT;
  input PEN;
input OHEL;
  output [10:0] DOUT;
  reg [10:0] DOUT;
   // Shift Register Data input Logic
  always@(*) begin
    DOUT[8:0] = {BYTE[6:0], 1'b0, 1'b1};
    case({EIGHT, PEN, OHEL})
      3'b000: DOUT[10:9] = 2'b11;
      3'b001: DOUT[10:9] = 2'b11;
      3'b010: DOUT[10:9] = {1'b1, ^BYTE[6:0]}; // Even Parity[7]
      3'b011: DOUT[10:9] = {1'b1,~^BYTE[6:0]}; // Odd Parity[7]
      3'b100: DOUT[10:9] = {1'b1,BYTE[7]};
      3'b101: DOUT[10:9] = {1'b1,BYTE[7]};
      3'b110: DOUT[10:9] = { ^BYTE[7:0], BYTE[7]}; // Even Parity[8]
      3'b111: DOUT[10:9] = {~^BYTE[7:0],BYTE[7]}; // Odd Parity[8]
    endcase
  end
endmodule
```

	- I - I		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Appendix G Shift Register Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                                       //
   Project name: Project2_UART_TX
//
                                                                       //
//
    File name: SHIFT_R.v
                                                                       //
//
                                                                       //
// Created by Chanartip Soonthornwan on March 1, 2018.
                                                                       //
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                                       //
//
                                                                       //
   Abstract: Serial right shifting input through by Serial Data
//
                                                                       //
//
                                                                      //
                 Output(SDO) when received SHIFT signal, and reload
//
                 new Data package(DIN) when LOAD is active.
                                                                       //
module SHIFT R(
  // inputs
  CLK, // System clock
RST, // System reset
LOAD, // Load new Data Input signal
SHIFT, // Shifting signal
SDI, // Serial Data input on shifting
DIN, // Package Data to shift
  // outputs
  SDO // a-bit of shifted data
);
  input CLK;
            RST;
  input
            LOAD;
  input
            SHIFT;
  input
  input SDI;
  input [10:0] DIN;
  output SDO;
  parameter ONES = 11'h7FF;
  reg [10:0] SR;
  // Output is always the LSB of Serial Data
  assign SDO = SR[0];
  /* Load new data package when LOAD is active,
     and shift right the data when SHIFT is active.
     Otherwise, the serial data stay the same. */
  always@(posedge CLK, posedge RST)
     if(RST) SR <= ONES;</pre>
     else
        if(LOAD) SR <= DIN; else</pre>
       if(SHIFT) SR <= {SDI, SR[10:1]};</pre>
        else SR <= SR;
```

Prepared by:		Date:	Document Number and Filename	Revision:
S. Ch	anartip	APRIL 11, 2018	UART Specification	2

Appendix H UART_RX Code

```
`timescale 1ns / 1ps
//
          This document contains information proprietary to the
                                                                                                                                                                                                       //
// CSULB student that created the file - any reuse without
                                                                                                                                                                                                       //
// adequate approval and documentation is prohibited
                                                                                                                                                                                                       //
//
                                                                                                                                                                                                       //
// Class: CECS460 System on Chip Design
                                                                                                                                                                                                        11
// Project name: Project3 UART RX
                                                                                                                                                                                                        //
//
             File name: UART RX.v
                                                                                                                                                                                                        //
//
                                                                                                                                                                                                        //
11
             Created by Chanartip Soonthornwan on March 18, 2018.
                                                                                                                                                                                                        //
//
              Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
//
               Abstract: A top level displaying interconnection wire between
                                                   Datapath and Control Unit of RX Engine.
//
                                                                                                                                                                                                       //
                                                                                                                                                                                                       //
module UART RX(
      input i_clk, // System clk
input i_rst, // System reset
input i_read, // Read signal from TramelBlaze to clear flag status
input i_rx, // RX line, 1-bit data input
input i_eight, // Eight bit Control
input i_pen, // Parity bit Control
input i_ohel, // Odd/Even bit Control
input [18:0] i_rate, // Buad Rate
       output
output
output
output
output
output
offerr,
output
output
offerr,
output
offerr,
offerr,
offerr,
offerr,
offerr,
offerr,
offerr,
offerror
offerro
        output [ 7:0] o rx dout // Received Data output to TramelBlaze
        // Wires from Controls to Datapath
        wire w btu;
        wire w done;
        wire w_start;
        // Receive Engine Control Unit
        RX_CONTROL rx_ctrl inst(
               .i_clk(i_clk),
.i_rst(i_rst),
               .i rate(i rate),
               .i rx(i rx),
               .i eight(i eight),
               .i pen(i pen),
               .o btu(w btu),
               .o done (w done),
                .o start(w start)
                );
        // Receive Engine Datapath
        RX_DATAPATH rx_dp_inst(
               .i_clk(i_clk),
               .i_rst(i_rst),
               .i read(i read),
```

```
.i_btu(w_btu),
.i_done(w_done),
.i_start(w_start),
.i_rx(i_rx),
.i_eight(i_eight),
.i_pen(i_pen),
.i_ohel(i_ohel),
.o_rxrdy(o_rxrdy),
.o_perr(o_perr),
.o_ferr(o_ferr),
.o_ovf(o_ovf),
.o_rx_byte(o_rx_dout)
```

	- I - I		
Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

$Appendix I \qquad RX_Control\ Code$ `timescale 1ns / 1ps

```
//*******
                       //
    This document contains information proprietary to the
                                                                               //
//
     CSULB student that created the file - any reuse without
                                                                                 //
//
     adequate approval and documentation is prohibited
//
    Class: CECS460 System on Chip Design
//
                                                                                 //
//
                                                                                 //
     Project name: Project3 UART RX
11
     File name: RX Control.v
                                                                                 //
//
                                                                                 //
11
     Created by Chanartip Soonthornwan on March 18, 2018.
                                                                                 //
//
      Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
//
      Abstract: Manipulate Datapath control, Generating bit time
//
                     and bit count corresponded to control input,
//
                     utilizing a Finite State Machine detecting a
11
                    High-to-Low Transition(Start bit)
                                                                                 //
                                                                                 //
module RX CONTROL (
   input i_clk,  // System clk
input i_rst,  // System reset
input [18:0] i_rate,  // Constant count for bard rate
input i_rx,  // Receiving bit input
input i_eight,  // Eight bit selection
input i_pen,  // Parity bit selection
    // Registers and Parameters for Finite State machine
    reg doit;
                  n_doit;
    reg
   reg
                  start;
                 n start;
    reg [ 1:0] state;
    reg [ 1:0] n state;
    parameter IDLE = 2'b00, START = 2'b01, DOIT = 2'b10;
    // Registers for Bit-Time counter and Bit-count coutner
    wire [18:0] k;
reg [18:0] count;
reg [ 3:0] bit_count;
reg [ 3:0] num_bit;
    // BIT TIME COUNTER
       a pulse maker creates a pulse(o btu)
        when bit time is up by incrementing
       a 19-bit counter to reach bit_time value(k) then generates a pulse with one clock period.
    //
    //
        k is a time constant holding either
    //
       regular baud rate or half baud rate.
Half baud rate will be selected on the event of starting received.
    //
    //
    // event of starting receiving a new frame of data.
assign o_btu = (count == k);
```

```
k = (start)? i rate>>1 : i rate;
assign
always@(posedge i clk, posedge i_rst)
    if(i_rst) count <= 19'b0; else
if(o_btu) count <= 19'b0; else</pre>
    if(doit) count <= count + 19'b1;</pre>
               count <= 19'b0;
    else
// BIT COUNTER
     a pulse maker creates a pulse (w done)
11
      when the number of TX bits are transmitted (num bit),
11
      and has a counter(bit count) to keep tracking
     of number of bits for each bit time up.
//
11
       num bit is the number of bits per frame
//
         from the transmission (start bit + data bits + stop bit)
assign o done = (bit count == num bit);
always@(posedge i_clk, posedge i_rst)
    if(i rst)
                  bit count <= 4 b0; else
    if(doit) begin
        if(o btu) bit count <= bit count + 4'b1;</pre>
                bit_count <= bit_count;</pre>
    end
    else
                  bit count <= 4'b0;
always@(*)
    case({i eight, i pen})
    2'b00: num bit = 4'd9;
    2'b01: num bit = 4'd10;
    2'b10: num_bit = 4'd10;
    2'b11: num bit = 4'd11;
endcase
// Finite State Machine(FSM)
    a state machine responses for polling RX line(i rx)
      looking for high to low transition indicating the
//
     arrival of START bit(IDLE -> START state),
//
     and ensures that the start bit remains active (low active)
//
     for half bit-time which is the arrival of collecting
//
     data time. (START state).
//
     At the data collecting time, the state machine
//
     signals 'doit' for datapath (DOIT state) until the
//
     end of data frame, then signals done.
assign o start = start;
always@(posedge i_clk, posedge i_rst)
    if(i_rst) {state, start, doi\overline{t}} <= {2'b0,1'b0,1'b0};
              {state, start, doit} <= {n state, n start, n doit};
always@(*) begin
    case (state)
        IDLE: begin
            {n_state, n_start, n_doit} = (i_rx)
                                                   ? { IDLE, 2'b00} :
                                                      {START, 2'b11};
            end
        START: begin
             {n\_state, n\_start, n\_doit} = (i rx)
                                                   ? { IDLE, 2'b00} :
                                           (!o_btu) ? {START, 2'b11} :
                                                      { DOIT, 2'b01};
        end
```

Chin Specification

Prepared by:

Chip Specification 6				
pared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	APRIL 11, 2018	UART Specification	2	

```
DOIT: begin
              {n_state, n_start, n_doit} = (o_done) ? { IDLE, 2'b00} :
                                                                        { DOIT,
2'b01};
           default: {n_state, n_start, n_doit} = { IDLE, 2'b00} ;
       endcase
   end
endmodule
```

Appendix J RX_DATAPATH Code

```
`timescale 1ns / 1ps
//********
                11
   This document contains information proprietary to the
                                                           //
//
    CSULB student that created the file - any reuse without
                                                           //
//
    adequate approval and documentation is prohibited
                                                           //
//
                                                           11
   Class: CECS460 System on Chip Design
                                                            //
//
11
                                                            //
    Project name: Project3 UART RX
    File name: RX_DATAPATH.v
//
                                                            //
//
                                                            //
    Created by Chanartip Soonthornwan on April 17, 2018.
11
                                                            //
//
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
//
    Abstract: Datapath of Receive Engine where passing transmitted
//
                                                            //
               data to the TramelBlaze and checking the data
//
                                                            //
               transmission's error.
11
                                                            //
//
                                                           11
   Revision 1.1: Current Date April 17, 2018
//
               - Add a case of 7N1, 701, 7E1 outputs to TramelBlaze
11
                                                           11
                                                           //
//
   Revision 1.0: Date March 18, 2018
//
                                                            11
Receiving Enging Datapath
    Receiving data through RX line(i rx) to Shift Register and then REMAPP
    the received data before sending to the TramelBlaze while checking
    the transmission's error.
* /
module RX DATAPATH(
 );
  // Receive Engine Shifting Register
  // receives serial input through RX line
  // and shift a frame of data to REMAP register. wire w_shift;
  assign w_shift = i_btu & ~i start;
  RX SHIFT REG rx shift reg inst(
```

```
.CLK(i clk),
   .RST(i rst),
   .SH(w_shift),
   .SDI(\overline{i} rx),
   .SH DATA (w sh data)
);
// Receive Engine Re-mapping Register
   re-arrange shifted data before sending
// out to TramelBlaze and for Errors Checking.
RX REMAP rx remap inst(
   .i eight(i eight),
   .i pen(i pen),
   .i data(w sh data),
   .o data(w map data)
);
// Assigning the re-mapped data to TramelBlaze
assign o rx byte = (i eight)? w map data[7:0]: {1'b0, w map data[6:0]};
// PARITY GEN SELECT
wire w_par_gen_sel_mux;
assign w par gen sel mux = (i eight)? w map data[7]: 1'b0;
wire w even;
assign w even = ~i ohel;
wire w par even mux;
assign w par even mux = (w even)? (w map data[6:0] ^ w par gen sel mux):
                                 ~(w_map_data[6:0] ^ w_par_gen_sel_mux);
// PARITY BIT SELECT
wire w_par_bit_sel_mux;
assign w par bit sel mux = (i eight)? w map data[8]: w map data[7];
// STOP BIT SELECT
reg w stop bit sel mux;
always@(*)
   case({i_eight,i_pen})
      2'b00: w stop bit sel mux = w map data[7];
      2'b01: w stop bit sel mux = w map data[8];
      2'b10: w stop bit sel mux = w map data[8];
      2'b11: w stop_bit_sel_mux = w_map_data[9];
   endcase
// RXRDY RS FLOP
always@(posedge i_clk, posedge i_rst)
   if(i_rst) o_rxrdy <= 1'b0; else</pre>
   if(i_read) o_rxrdy <= 1'b0; else</pre>
   if(i_done) o_rxrdy <= 1'b1;</pre>
             o rxrdy <= o rxrdy;
   else
// PERR RS FLOP
wire w_set_perr;
assign w set perr = i pen & i done & (w par even mux ^ w par bit sel mux);
always@(posedge i clk, posedge i rst)
  if(w_set_perr) o_perr <= 1'b1;</pre>
                 o perr <= o perr;
```

T - T					
	Prepared by:	Date:	Document Number and Filename	Revision:	
	S. Chanartip	APRIL 11, 2018	UART Specification	2	

Appendix K RX_REMAP Code

```
`timescale 1ns / 1ps
This document contains information proprietary to the
//
                                                                    //
//
    CSULB student that created the file - any reuse without
//
    adequate approval and documentation is prohibited
                                                                    //
//
                                                                    //
11
                                                                    //
                CECS460 System on Chip Design
    Project name: Project3_UART_RX
File name: RX_REMAP.v
11
                                                                    11
//
                                                                    //
//
                                                                    //
//
                                                                    //
    Created by Chanartip Soonthornwan on March 18, 2018.
11
                                                                    11
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
11
                                                                    //
11
                 A combinational block to re-arrange incoming data
                                                                    //
     Abstract:
//
                 by shifting the data to its correct place according
//
                 the data controls, and ensures that the data frame
//
                                                                    //
                  is ready to be for error checking.
//
   Receiving Engine Datapath Remapping module
     Rearranging Received data from RX Shift Register according to
     the control:
     by default: there are 7-bit data plus one stop bit (8 bits)
     if eight : there are 8-bit data plus one stop bit (9 bits)
             : there are 7-bit data plus one parity bit
              and one stop bit (9 bits)
     if pen and eight: there are 10 bits in total.
     such that 8 bits will be stopped shifting and be off by 2 bits,
     therefore 8 bits data will be right shifted by 2.
     likewise, 9 bits will be shifted by 1, but 10 bits will not be shifted.
module RX_REMAP(
  );
  always@(*) begin
     case({i_eight,i_pen})
       2'b00: o data = {2'b11, i data[9:2]};
       2'b01: o_data = {1'b1 , i_data[9:1]};
       2'b10: o data = {1'b1 , i_data[9:1]};
       2'b11: o data = i data;
     endcase
  end
```

T T				
	Prepared by:	Date:	Document Number and Filename	Revision:
	S. Chanartip	APRIL 11, 2018	UART Specification	2

Appendix L RX_SHIFT_REG Code

```
`timescale 1ns / 1ps
//*******
                   //
  This document contains information proprietary to the
                                                                  //
// CSULB student that created the file - any reuse without
                                                                   //
// adequate approval and documentation is prohibited
//
  Class: CECS460 System on Chip Design
//
                                                                   //
//
                                                                   //
   Project name: Project3 UART RX
    File name: RX_SHIFT_REG.v
//
                                                                   //
//
                                                                   11
11
    Created by Chanartip Soonthornwan on March 18, 2018.
                                                                   //
//
    Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
//
    Abstract: Shifting Register to shift data received from RX_line into receive engine when High to Low
//
//
//
                 Transmission occured (START bit) and at raising
11
                 edge of Bit Time Up(BTU).
                                                                   //
11
                                                                   //
   Receiving Engine Shifting Register
    Shifiting input from RX line to REMAP Register when START bit
    has been acknowledged and shifts data out on raising edge
     of bit time up(btu).
     Shifting signal(SH) is the combinational logic of BTU & ~START
module RX_SHIFT_REG(CLK, RST, SH, SDI, SH_DATA);
   // Shifting output
   output reg [9:0] SH DATA;
   always@(posedge CLK, posedge RST)
      if(RST) SH DATA <= 10'b0; else</pre>
      if(SH) SH DATA <= {SDI, SH DATA[9:1]};</pre>
      else     SH DATA <= SH DATA;</pre>
```

α .	α	• 📭	4 •
Chip	Sne	ritir	atinn
CIIIP	DP		auvu

70 of 88

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

Appendix M PED Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                                    //
   Project name: Project2_UART_TX
                                                                    11
//
//
    File name: PED.v
                                                                    //
//
                                                                    //
//
    Created by Chanartip Soonthornwan on September 17, 2017.
                                                                   //
//
    Copyright @ 2017 Chanartip Soonthornwan. All rights reserved.
                                                                    //
//
                                                                    //
//
   Abstract: A module to detect Positive Edge input then
                                                                    //
//
                                                                   //
                returns one-shot pulse output.
//
                 If the input is HIGH at the first clock and
                                                                   //
//
             second clock period, PED would detect this and output HIGH for one clock period.
                                                                   //
                                                                   //
module PED(clk, rst, d in, pulse);
           clk, rst;
                                  // on-board clock, and AISO reset signal
  input
           d_in;
                                 // input signal
  input
  output wire pulse;
                                 // one-shot pulse
          q1,q2;
                                 // registers
  always@(posedge clk, posedge rst)
  if(rst) {q1, q2} <= 2'b0;  // reset</pre>
            \{q1, q2\} \leftarrow \{d_{in}, q1\}; // q2 \text{ gets } q1, \text{ and } q1 \text{ get new signal}
     else
  // output at the moment of input change
  // q1 ____----__
  // q2
  // pulse _____
  assign pulse = q1 & ~q2;
endmodule
```

r - r - r				
Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	APRIL 11, 2018	UART Specification	2	

Appendix N Address Decoder Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                                 //
  Project name: Project2_UART_TX
//
                                                                  //
   File name: ADDR_DECODER.v
//
                                                                  //
//
                                                                  //
// Created by Chanartip Soonthornwan on March 1, 2018.
                                                                 //
// Copyright @ 2018 Chanartip Soonthornwan. All rights reserved.
                                                                 //
//
                                                                 //
// Abstract: Decoding Address from TramelBlaze's PORT_ID
                                                                 //
               and Read/Write Strobe to 16 addresses inputs/outputs
//
                                                               //
//************************//
  Assigning Each 16 inputs and 16 outputs either reading or writing
  with the wr_strobe and rd_strobe.
  note: port id == 16'b0 is when TramelBlaze doesn't read or write.
module ADDR DECODER(port id, wr strobe, rd strobe, writes, reads);
  input [15:0] port_id;
  input wr_strobe;
input rd_strobe;
  output [15:0] writes;
  output [15:0] reads;
  reg [15:0] writes;
  reg [15:0] reads;
  always @(*)
    begin
       writes = 16'b0;
      reads = 16'b0;
      writes[port id] = wr strobe;
       reads[port_id] = rd_strobe;
```

Chip	Sı	pecific	ation
	~ 1		

72 of 88

r - r					
	Prepared by:	Date:	Document Number and Filename	Revision:	
	S. Chanartip	APRIL 11, 2018	UART Specification	2	

Appendix O AISO Reset Source Code

```
`timescale 1ns / 1ps
// Class: CECS460 System on Chip Design
                                                              //
// Project name: Project2 UART TX
                                                              //
// File name: AISO_rst.v
                                                              //
//
                                                              //
// Created by Chanartip Soonthornwan on September 17, 2017.
                                                              //
// Copyright @ 2017 Chanartip Soonthornwan. All rights reserved.
                                                              //
//
                                                              //
// Abstract: Receives reset signal input from a reset button
                                                             //
    then generates synchronized output at rising edge \ //\ to other module in the design. \ //\ 
//
11
module AISO_RST(clk, rst, rst_s);
   input
              clk, rst;
                           // on-board clock, and AISO reset signal
   output wire rst_s;
                                   // Synchronized reset signal
                                    // registers
        q1, q2;
   always@(posedge clk, posedge rst)
      if(rst) {q1,q2} <= 2'b0; // reset
else {q1,q2} <= {1'b1, q1}; // q2 gets q1, and q1 get 1'b1
   * if reset(rst) is HIGH, the output will be HIGH
   * else output will always be LOW
   assign rst_s = ~q2;
```

Prepared by:	Date:	Document Number and Filename	Revision:	
S. Chanartip	APRIL 11, 2018	UART Specification	2	

Appendix P Full UART Program

```
; Author : Chanartip Soonthornwan
 Student_ID: 014353883
 Email : Chanartip.Soonthornwan@gmail.com
Subject : CECS460
 Instructor: John Tramel
 Assignment: Project Three Receive Engine
 Current Version: 1.0
 Date : April 16, 2018
; Data Constants
:-----
; ScratchPad alias
; Register alias
;-----
```

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

```
HOW_MANY EQU RB RESULT EQU RC
 ; Port alias
 DATA_PORT EQU 0000
STATUS_PORT EQU 0001
LED_PORT EQU 0002
 ; ASCII in uses
 ASC NULL EQU 0000 ; NULL
 ASC_BS EQU 0008 ; Back Space
 ASC_TAB EQU 0009 ; Horizontal Tab
ASC_LF EQU 000A ; <LF> Line Feed (new line)
 ASC_LF EQU
ASC_CR EQU
                    EQU
                                000D ; <CR> Carriage return
002A ; '*' star
0040 ; '@' at
002E ; '.' dot
 ASC_CR
ASC_STAR EQU
ASC_AT EQU
ASC_DOT EQU
                     EQU
ASC_SL
                                002F ; '/' slash
                     EQU
 ASC EQ
                                003D ; '=' equal sign
                     EQU
                                 002D ; '-' dash
 ASC DASH EQU
 ASC SP
                     EQU
                                 0020 ; ' ' space
ASC_LB EQU
ASC_RB EQU
ASC_0 EQU
ASC_1 EQU
ASC_1 EQU
ASC_2 EQU
ASC_3 EQU
ASC_5 EQU
ASC_5 EQU
ASC_6 EQU
ASC_6 EQU
ASC_6 EQU
ASC_8 EQU
ASC_B EQU
ASC_B EQU
ASC_B EQU
ASC_B EQU
ASC_B EQU
ASC_B EQU
ASC_C EQU
                                005B ; '[' Left Bracket
 ASC LB
                     EQU
                                 005D ; ']; Right Bracket
                                 0032
                                 0034
                                 0036
                                 0038
                                0039
                                0041
                                0042
                                0043
                                0044
                                0045
                                0046
                                0047
                                0048
                                 0049
                                 004A
ASC_K
ASC_L
ASC_M
                     EQU
                                 004C
                     EQU
                                 004D
 ASC N
                                 004E
                     EQU
 ASC O
                     EQU
                                 004F
 ASC P
                     EQU
ASC_Q
                     EOU
 ASC R
                     EQU
                                 0052
 ASC S
                     EQU
ASC_T EQU
ASC_U EQU
ASC_V EQU
ASC_W EQU
                                0054
                                0055
                                0056
```

ASC X

EQU

0058

```
ASC_Y
        EQU
              0059
ASC_Z
         EQU
              005A
; Startup: Initialize the design at reset
   Procedure:
      - Reset and Set registers
      - Store Banner, Prompt, HOMETOWN, CRLF and BSSP
         in the ScratchPad RAM
      - Reset the index register to be ready for the next use.
      - Start the Program with Interrupt Enable
; Main(){
   BLINK LED();
;
  }
;
ADDRESS 0000
; Initialize registers
         LOAD TEMP REG, ZEROS
          LOAD
                COUNT, ZEROS
          LOAD INDEX, ZEROS
          LOAD LED, ZEROS
          LOAD PRINT FLAG, FOUR
          LOAD UART STATUS, ZEROS
          LOAD CHAR_COUNT, ZEROS
          CALL
               BANNER_INIT
          CALL
                PROMPT_INIT
          CALL
                HOMETOWN INIT
          ; Initialize CRLF in ScratchPad
          LOAD TEMP REG, ASC CR
          STORE TEMP REG, INDEX
                INDEX, ONE
          ADD
          LOAD TEMP REG, ASC_LF
          STORE TEMP REG, INDEX
          ADD
               INDEX, ONE
          ; Initialize BSSP in ScratchPad
          LOAD TEMP REG, ASC BS
          STORE
                TEMP_REG, INDEX
                INDEX, ONE
          ADD
          LOAD
                TEMP_REG, ASC_SP
          STORE
                TEMP REG, INDEX
          ADD
                 INDEX, ONE
                 TEMP REG, ASC BS
          LOAD
          STORE TEMP REG, INDEX
          AND
                 INDEX, ZEROS; Reset to ZEROS to be ready to display
START
          ENINT
; Main Loop
MAIN
          CALL
                BLINK LED
          JUMP
                MAIN
```

```
; Subroutine: BANNER INIT
     Displaying a banner with a prompt upon reset
  Store a Banner to ScratchPad Memory
  CECS460 PROJECT3
      By CHANARTIP SOONTHORNWAN
  by incrementing the memory pointer each time storing a character
  input registers: none
; output registers: none
ADDRESS 0040
BANNER_INIT
         LOAD
               TEMP_REG, ASC_SL
               TEMP REG, INDEX
SL 50
         STORE
               INDEX, ONE
         ADD
               COUNT, ONE
         ADD
               COUNT, 0031
                              ; if count < 0d50
         COMP
               SL 50
         JUMPC
               COUNT, ZEROS
         LOAD
         COMP
               INDEX, 0064
                              ; if index > 0d100
         JUMPNC DONE BANNER
               TEMP_REG, ASC_CR
         LOAD
         STORE
               TEMP_REG, INDEX
               INDEX, ONE
         ADD
         LOAD
               TEMP_REG, ASC_LF
               TEMP REG, INDEX
         STORE
               INDEX, ONE
         ADD
               TEMP REG, ASC TAB
         LOAD
         STORE TEMP REG, INDEX
               INDEX, ONE
         ADD
         LOAD
               TEMP REG, ASC C
         STORE TEMP REG, INDEX
         ADD
               INDEX, ONE
               TEMP REG, ASC E
         LOAD
               TEMP REG, INDEX
         STORE
         ADD
               INDEX, ONE
               TEMP_REG, ASC_C
         LOAD
         STORE
               TEMP REG, INDEX
         ADD
               INDEX, ONE
               TEMP REG, ASC S
         LOAD
               TEMP REG, INDEX
         STORE
         ADD
               INDEX, ONE
         LOAD
               TEMP_REG, ASC_4
         STORE TEMP REG, INDEX
               INDEX, ONE
         ADD
         LOAD
               TEMP REG, ASC 6
         STORE TEMP REG, INDEX
         ADD
               INDEX, ONE
         LOAD
               TEMP_REG, ASC_0
         STORE TEMP REG, INDEX
         ADD
               INDEX, ONE
```

LOAD TEMP_REG, ASC_SP TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP_REG, ASC_P TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC R LOAD TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC O LOAD STORE TEMP REG, INDEX ADD INDEX, ONE TEMP REG, ASC J LOAD TEMP REG, INDEX STORE ADD INDEX, ONE TEMP REG, ASC E LOAD TEMP_REG, INDEX STORE ADD INDEX, ONE LOAD TEMP REG, ASC C TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC T LOAD TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP_REG, ASC_3 STORE TEMP REG, INDEX INDEX, ONE ADD TEMP REG, ASC CR LOAD STORE TEMP REG, INDEX ADD INDEX, ONE TEMP_REG, ASC_LF LOAD TEMP_REG, INDEX STORE ADD INDEX, ONE TEMP_REG, ASC_TAB
TEMP_REG, INDEX LOAD STORE INDEX, ONE ADD TEMP REG, ASC_B LOAD TEMP REG, INDEX STORE ADD INDEX, ONE LOAD TEMP REG, ASC Y TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC_CR LOAD TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP_REG, ASC_LF STORE TEMP REG, INDEX INDEX, ONE ADD TEMP REG, ASC TAB LOAD TEMP REG, INDEX STORE INDEX, ONE ADD TEMP_REG, ASC_C LOAD STORE TEMP REG, INDEX INDEX, ONE ADD LOAD TEMP REG, ASC H TEMP REG, INDEX STORE INDEX, ONE ADD TEMP_REG, ASC_A LOAD STORE TEMP REG, INDEX INDEX, ONE ADD

LOAD TEMP_REG, ASC_N TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP_REG, ASC_A TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC R LOAD TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC T LOAD STORE TEMP REG, INDEX ADD INDEX, ONE TEMP REG, ASC I LOAD TEMP REG, INDEX STORE ADD INDEX, ONE TEMP REG, ASC P LOAD TEMP_REG, INDEX STORE ADD INDEX, ONE LOAD TEMP REG, ASC SP TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC S LOAD TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP_REG, ASC_O STORE TEMP REG, INDEX INDEX, ONE ADD TEMP REG, ASC O LOAD STORE TEMP REG, INDEX ADD INDEX, ONE TEMP_REG, ASC_N LOAD TEMP_REG, INDEX STORE ADD INDEX, ONE TEMP_REG, ASC_T TEMP_REG, INDEX LOAD STORE INDEX, ONE ADD TEMP REG, ASC_H LOAD TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP REG, ASC O TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC_R LOAD TEMP REG, INDEX STORE INDEX, ONE ADD LOAD TEMP_REG, ASC_N STORE TEMP REG, INDEX INDEX, ONE ADD TEMP REG, ASC W LOAD TEMP REG, INDEX STORE INDEX, ONE ADD TEMP REG, ASC_A LOAD STORE TEMP REG, INDEX INDEX, ONE ADD LOAD TEMP REG, ASC N TEMP REG, INDEX STORE INDEX, ONE ADD TEMP_REG, ASC_CR LOAD STORE TEMP REG, INDEX INDEX, ONE ADD

```
LOAD
                TEMP_REG, ASC_LF
          STORE
                TEMP REG, INDEX
          ADD
                 INDEX, ONE
          LOAD
                 TEMP REG, ASC SL
          JUMP
                 SL 50
DONE BANNER
                TEMP REG, ASC CR
          LOAD
                TEMP REG, INDEX
          STORE
          ADD
                INDEX, ONE
          LOAD
                TEMP REG, ASC LF
                TEMP REG, INDEX
          STORE
          ADD
                INDEX, ONE
                                 ; should be index for PROMPT BEGIN
          LOAD
                COUNT, ZEROS
          RETURN
;-----
; Subroutine: PROMPT INIT
  Store a Prompt into the ScratchPad Memory
  procedure:
      - increment the index each time storing a character
     PRESS ANY KEY TO CONTINUE...
  input registers: none
  output registers: none
ADDRESS 0170
PROMPT INIT
                TEMP REG, ASC P
          LOAD
               TEMP REG, INDEX
          STORE
                INDEX, ONE
          ADD
                TEMP REG, ASC_R
          LOAD
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
          LOAD
                TEMP REG, ASC E
          STORE TEMP REG, INDEX
                INDEX, ONE
          ADD
                TEMP REG, ASC_S
          LOAD
          STORE TEMP_REG, INDEX
          ADD
                INDEX, ONE
                TEMP_REG, ASC_S
          LOAD
          STORE
                TEMP REG, INDEX
                INDEX, ONE
                TEMP REG, ASC SP
          LOAD
                TEMP REG, INDEX
          STORE
                INDEX, ONE
          ADD
                TEMP REG, ASC_A
          LOAD
               TEMP REG, INDEX
          STORE
                INDEX, ONE
          LOAD
                TEMP REG, ASC N
          STORE
                TEMP REG, INDEX
          ADD
                INDEX, ONE
          LOAD
                TEMP_REG, ASC_Y
          STORE TEMP_REG, INDEX
```

```
ADD
        INDEX, ONE
       TEMP_REG, ASC_SP
LOAD
        TEMP_REG, INDEX
STORE
ADD
        INDEX, ONE
LOAD
        TEMP_REG, ASC_K
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC E
LOAD
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
       TEMP REG, ASC Y
LOAD
STORE
       TEMP REG, INDEX
        INDEX, ONE
ADD
       TEMP REG, ASC SP
LOAD
       TEMP REG, INDEX
STORE
ADD
        INDEX, ONE
       TEMP_REG, ASC_T
LOAD
STORE
        TEMP_REG, INDEX
        INDEX, ONE
        TEMP REG, ASC O
LOAD
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC SP
LOAD
        TEMP REG, INDEX
STORE
        INDEX, ONE
LOAD
        TEMP REG, ASC C
STORE
        TEMP REG, INDEX
ADD
        INDEX, ONE
       TEMP REG, ASC O
LOAD
STORE
        TEMP_REG, INDEX
ADD
        INDEX, ONE
        TEMP_REG, ASC_N
LOAD
STORE
        TEMP REG, INDEX
        INDEX, ONE
ADD
        TEMP REG, ASC T
LOAD
        TEMP REG, INDEX
STORE
       INDEX, ONE
ADD
       TEMP REG, ASC_I
LOAD
STORE
       TEMP REG, INDEX
ADD
        INDEX, ONE
       TEMP REG, ASC N
LOAD
       TEMP REG, INDEX
STORE
       INDEX, ONE
ADD
       TEMP REG, ASC U
LOAD
       TEMP_REG, INDEX
STORE
ADD
        INDEX, ONE
LOAD
        TEMP_REG, ASC_E
        TEMP REG, INDEX
STORE
        INDEX, ONE
ADD
        TEMP REG, ASC DOT
LOAD
        TEMP REG, INDEX
STORE
ADD
        INDEX, ONE
LOAD
        TEMP_REG, ASC_DOT
        TEMP REG, INDEX
STORE
ADD
        INDEX, ONE
       TEMP REG, ASC DOT
LOAD
STORE
       TEMP REG, INDEX
ADD
        INDEX, ONE
```

; This INDEX should be HOMETOWN BEGIN

Prepared by:	Date:	Document Number and Filename	Revision:
S. Chanartip	APRIL 11, 2018	UART Specification	2

```
; Sub Routine: HOMETOWN INIT
  Store "MY HOMETOWN IS BANGKOK"
;-----
         ADDRESS 0200
HOMETOWN INIT
                TEMP REG, ASC M
          LOAD
          STORE TEMP REG, INDEX
          ADD INDEX, ONE
                TEMP REG, ASC Y
          LOAD
          STORE TEMP_REG, INDEX
          ADD
                INDEX, ONE
                TEMP REG, ASC SP
          LOAD
          STORE TEMP_REG, INDEX
          ADD
                INDEX, ONE
          LOAD
                TEMP_REG, ASC_H
          STORE TEMP REG, INDEX
                INDEX, ONE
          ADD
          LOAD
                TEMP REG, ASC O
          STORE TEMP REG, INDEX
                INDEX, ONE
          ADD
          LOAD TEMP_REG, ASC_M
          STORE TEMP REG, INDEX
          ADD INDEX, ONE
                TEMP REG, ASC E
          LOAD
          STORE TEMP REG, INDEX
          ADD INDEX, ONE
                TEMP_REG, ASC_T
          LOAD
                TEMP_REG, INDEX
          STORE
         ADD
                INDEX, ONE
          LOAD TEMP_REG, ASC_O STORE TEMP_REG, INDEX
                INDEX, ONE
          ADD
          LOAD TEMP_REG, ASC_W
          STORE TEMP REG, INDEX
          ADD INDEX, ONE
          LOAD TEMP REG, ASC N
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
                TEMP REG, ASC_SP
          LOAD
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
                TEMP_REG, ASC_I
          LOAD
          STORE TEMP REG, INDEX
          ADD
                INDEX, ONE
          LOAD TEMP_REG, ASC_S STORE TEMP_REG, INDEX
                INDEX, ONE
          ADD
          LOAD
                TEMP REG, ASC_SP
          STORE TEMP REG, INDEX
                INDEX, ONE
          LOAD
                TEMP REG, ASC B
          STORE TEMP REG, INDEX
          ADD INDEX, ONE
          LOAD TEMP_REG, ASC_A
          STORE TEMP_REG, INDEX
          ADD INDEX, ONE
```

```
LOAD
                TEMP_REG, ASC_N
          STORE
                TEMP REG, INDEX
                INDEX, ONE
          ADD
          LOAD
                TEMP_REG, ASC_G
          STORE
                TEMP REG, INDEX
         ADD
                INDEX, ONE
                TEMP REG, ASC K
          LOAD
         STORE TEMP REG, INDEX
         ADD
                INDEX, ONE
                TEMP REG, ASC O
         LOAD
          STORE TEMP REG, INDEX
         ADD
                INDEX, ONE
         LOAD
                TEMP REG, ASC K
         STORE TEMP_REG, INDEX
                INDEX, ONE
         ADD
                TEMP REG, ASC CR
         LOAD
                TEMP_REG, INDEX
          STORE
                INDEX, ONE
         ADD
          LOAD
                TEMP REG, ASC LF
          STORE TEMP REG, INDEX
                INDEX, ONE ; This INDEX should be CRLF BEGIN
         ADD
         RETURN
; Subroutine: BLINK LED
      Blinking LEDs while idling the main loop
  Procedure:
     - Decrementing counters each time the routine is called.
      OxFFFF * Ox0019 provides 60HZ for LED to visibly blinking.
      - Once the both counter reach zeros, assigning new LED
      values and then outputs the value through LED PORT (0002).
  input registers: none
  output registers: none
ADDRESS 0290
BLINK LED
         LOAD DELAY, FFFF
         LOAD DELAY2, 0019
TAG
          SUB
               DELAY, ONE
          JUMPNZ TAG
         LOAD
                DELAY, FFFF
          SUB
                DELAY2, ONE
          JUMPNZ TAG
                LED, OOFF
         XOR
          OUTPUT LED, LED_PORT
         RETURN
; Routine: BIN_TO_ASCII
   function: converting a 16-bit number into ASCII.
      Dividing input CECS COUNT by TEN THOUSAND, ONE THOUSAND,
         ONE HUNDREDS, TEN, and ONE then stores the
         division at scratch-pad address 0011, 0012, 0013,
         0014, and 0015 consequently.
 pseudo code:
```

```
HOW MANY = 0
      RESULT = COUNT;
;
      while (RESULT-10 > 0) {
;
          RESULT -= 10;
          HOW MANY++;
      }
  Input Register:
   COUNT - number of character received
             from serial terminal.
  Output Registers:
      COUNT_TEN - stores ASCII of MSB of COUNT
     COUNT ONE - stores ASCII of LSB of COUNT
; Address for BIN_TO_ASC
          ADDRESS 0310
BIN TO ASCII
          LOAD
                 HOW MANY, ZEROS
          LOAD
                 RESULT, COUNT
SUB_FIND
          SUB
                 RESULT, TEN
          JUMPC
                 DONE FIND
          ADD
                 HOW MANY, ONE
                 SUB FIND
          JUMP
DONE FIND
          ADD
                 RESULT, TEN
          ADD
                 HOW_MANY, ASCII
          STORE
                 HOW_MANY, COUNT_TEN
          ADD
                 RESULT, ASCII
                 RESULT, COUNT ONE
          STORE
          RETURN
Subroutine: TX FUNC
   function: Output a character to TramelBlaze through
      DATA PORT(0000) according to the current PRINT FLAG.
      If the PRINT FLAG is zeros, UART is not transmitting
      at the moment.
   Procedure:
      if(PRINT FLAG == 0) return;
      else{
          printf(Mem[index]);
          switch(PRINT FLAG) {
             case 000\overline{6}: DISPLAY_COUNT();
             case 0005: DISPLAY BSSP();
             case 0004: DISPLAY BANNER();
             case 0003: DISPLAY PROMPT();
             case 0002: DISPLAY HOMETOWN();
             case 0001: DISPLAY CRLF();
      }
```

```
Input register:
     PRINT FLAG - hold current printing mode.
ADDRESS 0330
TX FUNC
                PRINT FLAG, ZEROS
          COMP
          RETURNZ
          FETCH TEMP_REG, INDEX
          OUTPUT TEMP REG, DATA PORT
          ADD INDEX, ONE
          COMP PRINT FLAG, SIX
          JUMPZ DISPLAY_COUNT
          COMP PRINT_FLAG, FIVE
          JUMPZ DISPLAY_BSSP
          PRINT_FLAG, FOU JUMPZ DISPLAY BANNER COMP PRINT FT ?
                 PRINT FLAG, FOUR
                 PRINT FLAG, THREE
          JUMPZ DISPLAY_PROMPT
          COMP
                 PRINT FLAG, TWO
          JUMPZ DISPLAY HOMETOWN
          COMP PRINT FLAG, ONE
          JUMPZ DISPLAY CRLF
          RETURN
DISPLAY COUNT
                INDEX, COUNT_END
          COMP
          RETURNC
          LOAD
                INDEX, CRLF_BEGIN
          LOAD
                  PRINT FLAG, ONE
          RETURN
DISPLAY BSSP
                INDEX, BSSP_END
          COMP
          RETURNC
          LOAD
                 PRINT_FLAG, ZEROS
          RETURN
DISPLAY BANNER
                 INDEX, BANNER END
          COMP
          RETURNC
          LOAD PRINT_FLAG, THREE
          RETURN
DISPLAY PROMPT
          COMP
                 INDEX, PROMPT END
          RETURNC
                 PRINT FLAG, ZEROS
          LOAD
          RETURN
DISPLAY HOMETOWN
                 INDEX, HOMETOWN END
          RETURNC
          LOAD INDEX, PROMPT BEGIN
                 PRINT_FLAG, THREE
          LOAD
          RETURN
```

```
DISPLAY_CRLF
          COMP
               INDEX, CRLF END
          RETURNC
         LOAD
                INDEX, PROMPT BEGIN
         LOAD
                PRINT FLAG, THREE
         RETURN
Subroutine: RX_FUNC
   function: Setting the PRINT FLAG and INDEX to be ready
             to display on the Serial Terminal on the next
             TX interrupt according to the received
             character input.
  Procedure:
    if(PRINT_FLAG > 0) return;
      else{
          TEMP_REG = get_input();
          switch(TEMP REG) {
            case '* : SET HOMETOWN();
             case '<cr>': SET CRLF();
             case '<bs>': SET BSSP();
             case '@' : SET AT();
             default : SET ECHO();
     }
ADDRESS 0400
RX FUNC
               PRINT FLAG, ZEROS
          COMP
          RETURNNZ
          INPUT
                TEMP_REG, DATA_PORT
          COMP TEMP_REG, ZEROS
          RETURNZ
          COMP
                TEMP REG, ASC STAR
          JUMPZ SET HOMETOWN
          COMP
                TEMP REG, ASC CR
          JUMPZ
                SET_CRLF
          COMP
                TEMP_REG, ASC_BS
          JUMPZ
                SET BSSP
                TEMP REG, ASC AT
          COMP
                SET AT
          JUMPZ
SET_ECHO
                COUNT, MAX CHAR
          COMP
          JUMPZ
                SET CRLF
                COUNT, ONE
          OUTPUT TEMP REG, DATA PORT
          RETURN
```

```
SET HOMETOWN
                    PRINT_FLAG, TWO
            LOAD
            LOAD
                    INDEX, HOMETOWN BEGIN
            LOAD
            LOAD TEMP_REG, ASC_NULL OUTPUT TEMP_REG, DATA_PORT
                    COUNT, ZEROS
            LOAD
            RETURN
SET_CRLF
            LOAD
                    PRINT FLAG, ONE
            LOAD
                    INDEX, CRLF BEGIN
            LOAD TEMP_REG, ASC_NULL
            OUTPUT TEMP REG, DATA PORT
            LOAD
                    COUNT, ZEROS
            RETURN
SET_BSSP
            COMP
                    COUNT, ZEROS
            RETURNZ
            LOAD PRINT FLAG, FIVE
                    INDEX, BSSP BEGIN
            LOAD
            LOAD
                    TEMP REG, ASC NULL
            OUTPUT TEMP REG, DATA_PORT
                    COUNT, ONE
            RETURN
SET AT
            CALL
                    BIN TO ASCII
            LOAD
                    PRINT_FLAG, SIX
            LOAD
LOAD
                    INDEX, COUNT_BEGIN
                    TEMP_REG, ASC_NULL
            OUTPUT TEMP_REG, DATA_PORT
                    COUNT, ZEROS
            LOAD
            RETURN
; Sub Routine: Interrupt Service Routine(ISR)
       Checking UART STATUS if the UART is ready to
        transmit or receive a character
       If the Transmit Engine is ready, (UART STATUS & 0x0002) == 1
       If the Receive Engine is ready, (UART STATUS & 0x0001) == 1
       Where UART STATUS is an 8-bit data from UART data
       read from STATUS PORT(0001)
       UART STATUS consists
           {3'b0, w_ovf, w_ferr, w_perr, w_txrdy, w_rxrdy};
       which ovf - overflow flag
ferr - framing error
perr - parity bit error
* txrdy - transmit ready
* rxrdy - receive ready
   Procedure:
       UART STATUS = INPUT[STATUS PORT];
        UART STATUS &= 0x0003;
       if (UART STATUS = 0x0003) CALL BOTH(); else
        if (UART_STATUS = 0x0002) TX_FUNC();
        if (UART STATUS = 0 \times 0001) RX FUNC();
        else
```

Chip Specification

Date:

Prepared by:

S. Chanartip

END

87 of 88 Document Number and Filename Revision: APRIL 11, 2018 2 **UART** Specification

```
return;
  input registers: none
    UART_STATUS - Reading the current UART status from UART;
               then store it for if-statement.
  output registers: none
ADDRESS OE00
        INPUT UART STATUS, STATUS PORT
                             ; check TX_rdy & RX_rdy
        AND
             UART STATUS, THREE
        COMP UART STATUS, THREE
        JUMPZ CALL_BOTH
        COMP
             UART_STATUS, TWO
        CALLZ
             TX_FUNC
                                 ; TX is ready
             UART STATUS, ONE
        COMP
        CALLZ
             RX FUNC
                                 ; RX is ready
        RETEN
CALL_BOTH
        CALL
            TX FUNC
                                  ; prioritize to TX
        CALL
             RX FUNC
        RETEN
:-----
; ISR vectored through OFFE
 Jump to ISR routine
ADDRESS OFFE
ENDIT
        JUMP ISR
```

Chip	Sn	ecifi	വ	tion
CILIP	OP		ca	$\mathbf{u}\mathbf{v}\mathbf{u}$

88 of 88 Revision: Prepared by: Date: Document Number and Filename S. Chanartip APRIL 11, 2018 **UART Specification** 2