

Bluespec Compiler (BSC) Libraries Reference Guide

Revision: 25 January 2021

Copyright © 2021 Bluespec, Inc. All rights reserved

# Trademarks and copyrights

Verilog is a trademark of IEEE (the Institute of Electrical and Electronics Engineers). The Verilog standard is copyrighted, owned and maintained by IEEE.

VHDL is a trademark of IEEE (the Institute of Electrical and Electronics Engineers). The VHDL standard is copyrighted, owned and maintained by IEEE.

SystemVerilog is a trademark of IEEE. The SystemVerilog standard is owned and maintained by IEEE.

SystemC is a trademark of IEEE. The SystemC standard is owned and maintained by IEEE.

Bluespec is a trademark of Bluespec, Inc.

# Contents

Ta	ble of	f Conte	nts	3
1	Intro	oductio	n	8
2	The	Standa	rd Prelude package	9
	2.1	Type o	classes	9
		2.1.1	Bits	9
		2.1.2	$Eq\ \dots$	10
		2.1.3	Literal	11
		2.1.4	RealLiteral	11
		2.1.5	SizedLiteral	12
		2.1.6	Arith	12
		2.1.7	Ord	14
		2.1.8	Bounded	16
		2.1.9	Bitwise	17
		2.1.10	BitReduction	18
		2.1.11	BitExtend	20
		2.1.12	SaturatingArith	21
		2.1.13	Alias and NumAlias	22
		2.1.14	FShow	22
		2.1.15	StringLiteral	24
	2.2	Data 7	Гурез	24
		2.2.1	Bit	24
		2.2.2	UInt	26
		2.2.3	Int	26
		2.2.4	Integer	26
		2.2.5	Bool	27
		2.2.6	Real	28
		2.2.7	String	29
		2.2.8	Char	31
		2.2.9	Fmt	33
		2.2.10	Void	34
		2.2.11	Maybe	34
		2.2.12	Tuples	35
		2.2.13	Array	37
		2.2.14	Ordering	38

	2.2.15	File	38
	2.2.16	Clock	39
	2.2.17	Reset	39
	2.2.18	Inout	39
	2.2.19	Action/ActionValue	41
	2.2.20	Rules	42
2.3	Opera	tions on Numeric Types	43
	2.3.1	Size Relationship/Provisos	43
	2.3.2	Size Relationship Type Functions	44
	2.3.3	valueOf and SizeOf pseudo-functions	44
2.4	Regist	ters and Wires	45
	2.4.1	Reg	45
	2.4.2	CReg	47
	2.4.3	RWire	50
	2.4.4	Wire	51
	2.4.5	BypassWire	53
	2.4.6	DWire	53
	2.4.7	PulseWire	54
	2.4.8	ReadOnly	56
	2.4.9	WriteOnly	57
2.5	Misce	llaneous Functions	58
	2.5.1	Compile-time Messages	58
	2.5.2	Arithmetic Functions	59
	2.5.3	Operations on Functions	60
	2.5.4	Bit Functions	61
	2.5.5	Integer Functions	62
	2.5.6	Control Flow Function	62
2.6	Enviro	onment Values	63
2.7	Comp	ile-time IO	64
Star	ndard L	ibraries	68
3.1		ge Structures	68
	3.1.1	Register File	68
	3.1.2	ConfigReg	71
	3.1.3	DReg	72
	3.1.4	RevertingVirtualReg	72
	3.1.5	BRAM	74

	3.1.6	BRAMCore	80
3.2	FIFOs		85
	3.2.1	FIFO Overview	85
	3.2.2	FIFO and FIFOF packages	85
	3.2.3	FIFOLevel	93
	3.2.4	BRAMFIFO	100
	3.2.5	SpecialFIFOs	102
	3.2.6	AlignedFIFOs	104
	3.2.7	Gearbox	107
	3.2.8	MIMO	109
3.3	Aggreg	gation: Vectors	111
	3.3.1	Creating and Generating Vectors	113
	3.3.2	Extracting Elements and Sub-Vectors	115
	3.3.3	Vector to Vector Functions	118
	3.3.4	Tests on Vectors	121
	3.3.5	Bit-Vector Functions	124
	3.3.6	Functions on Vectors of Registers	124
	3.3.7	Combining Vectors with Zip	124
	3.3.8	Mapping Functions over Vectors	126
	3.3.9	ZipWith Functions	126
	3.3.10	Fold Functions	128
	3.3.11	Scan Functions	130
	3.3.12	Monadic Operations	132
	3.3.13	Converting to and from Vectors	136
	3.3.14	ListN	136
3.4	Aggreg	gation: Lists	137
	3.4.1	Creating and Generating Lists	138
	3.4.2	Extracting Elements and Sub-Lists	139
	3.4.3	List to List Functions	143
	3.4.4	Tests on Lists	145
	3.4.5	Combining Lists with Zip Functions	146
	3.4.6	Mapping Functions over Lists	147
	3.4.7	ZipWith Functions	148
	3.4.8	Fold Functions	149
	3.4.9	Scan Functions	152
	3.4.10	Monadic Operations	154
3.5	Math .		155

	3.5.1	Real	155
	3.5.2	OInt	159
	3.5.3	Complex	160
	3.5.4	FixedPoint	163
	3.5.5	NumberTypes	170
3.6	FSM		172
	3.6.1	StmtFSM	172
3.7	Conne	ectivity	182
	3.7.1	GetPut	182
	3.7.2	Connectable	187
	3.7.3		189
	3.7.4	Memory	191
	3.7.5	CGetPut	192
	3.7.6	CommitIfc	194
3.8	Utiliti	es	198
	3.8.1	LFSR	198
	3.8.2	Randomizable	200
	3.8.3		202
	3.8.4		204
	3.8.5	·	206
	3.8.6	Gray	207
	3.8.7	•	208
	3.8.8	UniqueWrappers	211
	3.8.9	DefaultValue	215
		TieOff	
	3.8.11	Assert	217
	3.8.12	Probe	218
	3.8.13	Reserved	219
			221
			222
			225
			227
			240
			241
3.9	•		242
	3.9.1	part of the second of the seco	244
	3.9.2	Clock Multiplexing	248

	3.9.3	Clock Division	250
	3.9.4	Bit Synchronizers	253
	3.9.5	Pulse Synchronizers	257
	3.9.6	Word Synchronizers	260
	3.9.7	FIFO Synchronizers	261
	3.9.8	Asynchronous RAMs	264
	3.9.9	Null Crossing Primitives	265
	3.9.10	Reset Synchronization and Generation	267
3.10	Specia	l Collections	272
	3.10.1	ModuleContext	272
	3.10.2	ModuleCollect	277
	3.10.3	CBus	281
	3.10.4	HList	287
	3.10.5	UnitAppendList	291
Index			293
Function	and M	Module by Package	301
Typecla	sses		307

# 1 Introduction

TBD

# 2 The Standard Prelude package

This section describes the type classes, data types, interfaces and functions provided by the Prelude package. The standard Prelude package is automatically included in all BSV packages. You do not need to take any special action to use any of the features defined in the Prelude package.

Section 3 describes BSC's collection of standard libraries. To use any of these libraries in a design you must explicitly import the library package.

# 2.1 Type classes

A type class groups related functions and operators and allows for instances across the various datatypes which are members of the typeclass. Hence the function names within a type class are *overloaded* across the various type class members.

A typeclass declaration creates a type class. An instance declaration defines a datatype as belonging to a type class. A datatype may belong to zero or many type classes.

The Pro	elude na	ackage	declares	the	following	type	classes:
T 110 T 1	ciuuc pe	acitact .	acciaics	ULIC	10110 W III S	UVDC	CIGOSCO.

	Prelude Type Classes
Bits	Types that can be converted to bit vectors and back.
Eq	Types on which equality is defined.
Literal	Types which can be created from integer literals.
RealLiteral	Types which can be created from real literals.
Arith	Types on which arithmetic operations are defined.
Ord	Types on which comparison operations are defined.
Bounded	Types with a finite range.
Bitwise	Types on which bitwise operations are defined.
BitReduction	Types on which bitwise operations on a single operand to produce
	a single bit result are defined.
BitExtend	Types on which extend operations are defined.
SaturatingArith	Types with functions to describe how overflow and underflow
	should be handled.
Alias	Types which can be used interchangeably.
NumAlias	Types which give a new name to a numeric type.
FShow	Types which can convert a value to a Fmt representation for use
	with \$display system tasks.
StringLiteral	Types which can be created around strings.

# 2.1.1 Bits

Bits defines the class of types that can be converted to bit vectors and back. Membership in this class is required for a data type to be stored in a state, such as a Register or a FIFO, or to be used at a synthesized module boundary. Often instance of this class can be automatically derived using the deriving statement.

```
typeclass Bits #(type a, numeric type n);
  function Bit#(n) pack(a x);
  function a unpack(Bit#(n) x);
endtypeclass
```

Note: the numeric keyword is not required

The functions pack and unpack are provided to convert elements to Bit#() and to convert Bit#() elements to another datatype.

	Bits Functions
pack	Converts element a of datatype data_t to a element of datatype
	Bit#() of size_a.
	<pre>function Bit#(size_a) pack(data_t a);</pre>
unpack	Converts an element a of datatype Bit#() and size_a into an
	element with of element type data_t.
	<pre>function data_t unpack(Bit#(size_a) a);</pre>

#### **Examples**

### 2.1.2 Eq

Eq defines the class of types whose values can be compared for equality. Instances of the Eq class are often automatically derived using the deriving statement.

```
typeclass Eq #(type data_t);
  function Bool \== (data_t x, data_t y);
  function Bool \/= (data_t x, data_t y);
endtypeclass
```

The equality functions == and != are Boolean functions which return a value of True if the equality condition is met. When defining an instance of an Eq typeclass, the \== and \/= notations must be used. If using or referring to the functions, the standard Verilog operators == and != may be used.

== Returns True if x is equal to y.  function Bool \== (data_t x, data_t y,);		Eq Functions			
<pre>function Bool \== (data_t x, data_t y,);</pre>	==	Returns True if x is equal to y.			
		<pre>function Bool \== (data_t x, data_t y,);</pre>			

/=	Returns True if x is not equal to y.
	function Pool \/- (data t v data t v ).
	<pre>function Bool \/= (data_t x, data_t y,);</pre>

#### **Examples**

```
return (pack(i) & 3) == 0;
if (a != maxInt)
```

# 2.1.3 Literal

Literal defines the class of types which can be created from integer literals.

```
typeclass Literal #(type data_t);
  function data_t fromInteger(Integer x);
  function Bool inLiteralRange(data_t target, Integer x);
endtypeclass
```

The fromInteger function converts an Integer into an element of datatype data\_t. Whenever you write an integer literal in BSV(such as "0" or "1"), there is an implied fromInteger applied to it, which turns the literal into the type you are using it as (such as Int, UInt, Bit, etc.). By defining an instance of Literal for your own datatypes, you can create values from literals just as for these predefined types.

The typeclass also provides a function inLiteralRange that takes an argument of the target type and an Integer and returns a Bool that indicates whether the Integer argument is in the legal range of the target type. For example, assuming x has type Bit#(4), inLiteralRange(x, 15) would return True, but inLiteralRange(x, 22) would return False.

	Literal Functions
fromInteger	Converts an element x of datatype Integer into an element of data
	type data_t
	<pre>function data_t fromInteger(Integer x);</pre>

inLiteralRange	Tests whether an element x of datatype Integer is in the legal range of data type data_t
	<pre>function Bool inLiteralRange(data_t target, Integer x);</pre>

# Examples

```
function foo (Vector#(n,int) xs) provisos (Log#(n,k));
   Integer maxindex = valueof(n) - 1;
   Int#(k) index;
   index = fromInteger(maxindex);
   ...
endfunction

function Bool inLiteralRange(RegAddress a, Integer i);
   return(i >= 0 && i < 83);
endfunction</pre>
```

# 2.1.4 RealLiteral

RealLiteral defines the class of types which can be created from real literals.

```
typeclass RealLiteral #(type data_t);
   function data_t fromReal(Real x);
endtypeclass
```

The fromReal function converts a Real into an element of datatype data\_t. Whenever you write a real literal in BSV(such as "3.14"), there is an implied fromReal applied to it, which turns the real into the specified type. By defining an instance of RealLiteral for a datatype, you can create values from reals for any type.

RealLiteral Functions	
fromReal	Converts an element x of datatype Real into an element of data
	type data_t
	<pre>function data_t fromReal(Real x);</pre>

### Examples

```
FixedPoint#(is, fs) f = fromReal(n); //n is a Real number
```

#### 2.1.5 SizedLiteral

SizedLiteral defines the class of types which can be created from integer literals with a specified size.

```
typeclass SizedLiteral #(type data_t, type size_t)
  dependencies (data_t determines size_t);
    function data_t fromSizedInteger(Bit#(size_t);
endtypeclass
```

The fromSizedInteger function converts a literal of type Bit#(size\_t) into an element of datatype data\_t. Whenever you write a sized literal like 1'b0, there is an implied fromSizedInteger which turns the literal into the type you are using it as, with the defined size. Instances are defined for the types Bit, UInt, and Int.

SizedLiteral Functions	
fromSizedInteger	Converts an element of Bit#(size_t) into an element of data
	type data_t
	<pre>function data_t fromSizedInteger(Bit#(size_t));</pre>

#### 2.1.6 Arith

Arith defines the class of types on which arithmetic operations are defined.

```
typeclass Arith #(type data_t)
provisos (Literal#(data_t));
function data_t \+ (data_t x, data_t y);
function data_t \- (data_t x, data_t y);
function data_t negate (data_t x);
function data_t \* (data_t x, data_t y);
function data_t \/ (data_t x, data_t y);
function data_t \% (data_t x, data_t y);
function data_t abs (data_t x);
function data_t signum (data_t x);
function data_t \** (data_t x, data_t y);
```

```
function data_t exp_e (data_t x);
function data_t log (data_t x);
function data_t logb (data_t b, data_t x);
function data_t log2 (data_t x);
function data_t log10 (data_t x);
endtypeclass
```

The Arith functions provide arithmetic operations. For the arithmetic symbols, when defining an instance of the Arith typeclass, the escaped operator names must be used as shown in the tables below. The negate name may be used instead of the operator for negation. If using or referring to these functions, the standard (non-escaped) Verilog operators can be used.

Arith Functions	
+	Element x is added to element y.
	<pre>function data_t \+ (data_t x, data_t y);</pre>
_	Element y is subtracted from element x.
	<pre>function data_t \- (data_t x, data_t y);</pre>
negate	Change the sign of the number. When using the function the Verilog negate operator, -, may be used.
	<pre>function data_t negate (data_t x);</pre>
*	Element x is multiplied by y.
	<pre>function data_t \* (data_t x, data_t y);</pre>
/	Element x is divided by y. The definition depends on the type - many types truncate the remainder . Note: may not be synthesizable with downstream tools.
	<pre>function data_t \/ (data_t x, data_t y);</pre>
%	Returns the remainder of $x/y$ . Obeys the identity $((x/y) * y) + (x\%y) = x$ .
	<pre>function data_t \% (data_t x, data_t y);</pre>

Note: Division by 0 is undefined. Both x/0 and x%0 will generate errors at compile-time and run-time for most instances.

abs	Returns the absolute value of x.
	function data_t abs (data_t x);

signum	Returns a unit value with the same sign as x, such that abs(x)*signum(x) = x. signum(12) returns 1 and signum(-12) returns -1.  function data_t signum (data_t x);
**	The element x is raised to the y power $(x**y = x^y)$ .
	<pre>function data_t \** (data_t x, data_t y);</pre>
log2	Returns the base 2 logarithm of $x (\log_2 x)$ .
	<pre>function data_t log2(data_t x) ;</pre>
exp_e	<b>e</b> is raised to the power of $\mathbf{x}$ ( $e^x$ ).
	<pre>function data_t exp_e (data_t x);</pre>
log	Returns the base e logarithm of $x (\log_e x)$ .
	<pre>function data_t log (data_t x);</pre>
logb	Returns the base b logarithm of $\mathbf{x}$ ( $\log_b x$ ).
	<pre>function data_t logb (data_t b, data_t x);</pre>
log10	Returns the base 10 logarithm of x ( $\log_{10}x$ ).
	<pre>function data_t log10(data_t x) ;</pre>

# Examples

```
real u = log(1);
real x = 128.0;
real y = log2(x);
real z = 100.0;
real v = log10(z);
real w = logb(3,9.0);
real a = -x;
real b = abs(x);
```

# 2.1.7 Ord

 $\tt Ord$  defines the class of types for which an  $\it order$  is defined, allowing comparison operations. A complete definition of an instance of  $\tt Ord$  requires defining either  $\tt <= or compare$ .

```
typeclass Ord #(type data_t);
  function Bool \< (data_t x, data_t y);
  function Bool \<= (data_t x, data_t y);
  function Bool \> (data_t x, data_t y);
  function Bool \>= (data_t x, data_t y);
  function Ordering compare(data_t x, data_t y);
  function data_t min(data_t x, data_t y);
  function data_t max(data_t x, data_t y);
  endtypeclass
```

The functions <, <=, >, and >= are Boolean functions which return a value of True if the comparison condition is met.

	Ord Functions	
<	Returns True if x is less than y.	
	<pre>function Bool \&lt; (data_t x, data_t y);</pre>	
<=	Returns True if x is less than or equal to y.	
	<pre>function Bool \&lt;= (data_t x, data_t y);</pre>	
>	Returns True if x is greater than y.	
	<pre>function Bool \&gt; (data_t x, data_t y);</pre>	
>=	Returns True if x is greater than or equal to y.	
	<pre>function Bool \&gt;= (data_t x, data_t y);</pre>	

The function compare returns a value of the Ordering (Section 2.2.14) data type (LT, GT, or EQ).

compare	Returns the Ordering value describing the relationship of x to y.
	<pre>function Ordering compare (data_t x, data_t y);</pre>

The functions min and max return a value of datatype data\_t which is either the minimum or maximum of the two values, depending on the function.

min	Returns the minimum of the values x and y.
	function data_t min (data_t x, data_t y);

r	nax	Returns the maximum of the values x and y.
		<pre>function data_t max (data_t x, data_t y);</pre>

### Examples

```
rule r1 (x <= y);
rule r2 (x > y);
function Ordering onKey(Record r1, Record r2);
  return compare(r1.key,r2.key);
endfunction
...
  List#(Record) sorted_rs = sortBy(onKey,rs);
  List#(List#(Record)) grouped_rs = groupBy(equiv,sorted_rs);
let read_count = min(reads_remaining, 16);
```

# 2.1.8 Bounded

Bounded defines the class of types with a finite range and provides functions to define the range.

```
typeclass Bounded #(type data_t);
    data_t minBound;
    data_t maxBound;
endtypeclass
```

The Bounded functions minBound and maxBound define the minimum and maximum values for the type data\_t. Instances of the Bounded class are often automatically derived using the deriving statement.

Bounded Functions	
minBound	The minimum value the type data_t can have.
	data_t minBound;

maxBound	The maximum value the type data_t can have.
	data_t maxBound;

#### **Examples**

```
module mkGenericRandomizer (Randomize#(a))
   provisos (Bits#(a, sa), Bounded#(a));

typedef struct {
    Bit#(2) red;
   Bit#(1) blue;
} RgbColor deriving (Eq, Bits, Bounded);
```

#### 2.1.9 Bitwise

Bitwise defines the class of types on which bitwise operations are defined.

```
typeclass Bitwise #(type data_t);
  function data_t \& (data_t x1, data_t x2);
  function data_t \| (data_t x1, data_t x2);
  function data_t \^ (data_t x1, data_t x2);
  function data_t \^ (data_t x1, data_t x2);
  function data_t \^ (data_t x1, data_t x2);
  function data_t \\ (data_t x1, data_t x2);
  function data_t invert (data_t x1);
  function data_t \\ (data_t x1, x2);
  function data_t \\ (data_t x1, x2);
  function Bit#(1) msb (data_t x);
  function Bit#(1) lsb (data_t x);
endtypeclass
```

The Bitwise functions compare two operands bit by bit to calculate a result. That is, the bit in the first operand is compared to its equivalent bit in the second operand to calculate a single bit for the result.

	Bitwise Functions
&	Performs an $and$ operation on each bit in $x1$ and $x2$ to calculate the result.
	<pre>function data_t \&amp; (data_t x1, data_t x2);</pre>
	Performs an $or$ operation on each bit in $x1$ and $x2$ to calculate the result.
	<pre>function data_t \  (data_t x1, data_t x2);</pre>
^	Performs an <i>exclusive or</i> operation on each bit in x1 and x2 to calculate the result.
	<pre>function data_t \^ (data_t x1, data_t x2);</pre>
~~	Performs an <i>exclusive nor</i> operation on each bit in x1 and x2 to calculate the result.
	function data_t \~^ (data_t x1, data_t x2);
	function data_t \^~ (data_t x1, data_t x2);
	<u>'</u>
invert	Performs a <i>unary negation</i> operation on each bit in x1. When using this function, the corresponding Verilog operator, ~, may be used.
	<pre>function data_t invert (data_t x1);</pre>

The << and >> operators perform left and right shift operations. Whether the shift is an arithmetic shift (Int) or a logical shift (Bit, UInt) is dependent on how the type is defined.

<<	Performs a <i>left shift</i> operation of x1 by the number of bit positions
	given by x2. x2 must be of an acceptable index type (Integer,
	Bit#(n), Int#(n) or UInt#(n)).
	function data_t \<< (data_t x1, x2);

>>	Performs a right shift operation of x1 by the number of bit positions
	given by x2. x2 must be of an acceptable index type (Integer,
	Bit#(n), Int#(n) or UInt#(n)).
	<pre>function data_t \&gt;&gt; (data_t x1, x2);</pre>

The functions msb and lsb operate on a single argument.

msb	Returns the value of the most significant bit of x. Returns 0 if width of data_t is 0.
	<pre>function Bit#(1) msb (data_t x);</pre>

lsb	Returns the value of the least significant bit of x. Returns 0 if width of data_t is 0.	
	<pre>function Bit#(1) lsb (data_t x);</pre>	

# Examples

```
function Value computeOp(AOp aop, Value v1, Value v2);
    case (aop) matches
        Aand : return v1 & v2;
        Anor : return invert(v1 | v2);
        Aor : return v1 | v2;
        Axor : return v1 ^ v2;
        Asll : return v1 << vToNat(v2);
        Asrl : return v1 >> vToNat(v2);
        endcase
endfunction: computeOp

Bit#(3) msb = read_counter [5:3];
Bit#(3) lsb = read_counter [2:0];
read_counter <= (msb == 3'b111) ? {msb+1,lsb+1} : {msb+1,lsb};</pre>
```

#### 2.1.10 BitReduction

BitReduction defines the class of types on which the Verilog bit reduction operations are defined.

```
typeclass BitReduction #(type x, numeric type n)
  function x#(1) reduceAnd (x#(n) d);
  function x#(1) reduceOr (x#(n) d);
  function x#(1) reduceXor (x#(n) d);
  function x#(1) reduceNand (x#(n) d);
  function x#(1) reduceNor (x#(n) d);
  function x#(1) reduceXnor (x#(n) d);
endtypeclass
```

Note: the numeric keyword is not required

The BitReduction functions take a sized type and reduce it to one element. The most common example is to operate on a Bit#() to produce a single bit result. The first step of the operation applies the operator between the first bit of the operand and the second bit of the operand to produce a result. The function then applies the operator between the result and the next bit of the operand, until the final bit is processed.

Typically the bit reduction operators will be accessed through their Verilog operators. When defining a new instance of the BitReduction type class the BSV names must be used. The table below lists both values. For example, the BSV bit reduction and operator is reduceAnd and the corresponding Verilog operator is &.

	BitReduction Functions
reduceAnd	Performs an and bit reduction operation between the elements of d to calculate the result.
&	
	<pre>function x#(1) reduceAnd (x#(n) d);</pre>
reduceOr	Performs an <i>or</i> bit reduction operation between the elements of d to calculate the result.
I	
	<pre>function x#(1) reduceOr (x#(n) d);</pre>
reduceXor	Performs an <i>xor</i> bit reduction operation between the elements of d to calculate the result.
^	function x#(1) reduceXor (x#(n) d);
reduceNand	Description between the description of
	Performs an <i>nand</i> bit reduction operation between the elements of d to calculate the result.
^&	
	<pre>function x#(1) reduceNand (x#(n) d);</pre>
reduceNor	Performs an <i>nor</i> bit reduction operation between the elements of d
~	to calculate the result.
	<pre>function x#(1) reduceNor (x#(n) d);</pre>

Performs an <i>xnor</i> bit reduction operation between the elements of
d to calculate the result.
<pre>function x#(1) reduceXnor (x#(n) d);</pre>

# 2.1.11 BitExtend

BitExtend defines types on which bit extension operations are defined.

```
typeclass BitExtend #(numeric type m, numeric type n, type x); // n > m
  function x#(n) extend (x#(m) d);
  function x#(n) zeroExtend (x#(m) d);
  function x#(n) signExtend (x#(m) d);
  function x#(m) truncate (x#(n) d);
endtypeclass
```

The BitExtend operations take as input of one size and changes it to an input of another size, as described in the tables below. It is recommended that extend be used in place of zeroExtend or signExtend, as it will automatically perform the correct operation based on the data type of the argument.

	BitExtend Functions
extend	Performs either a zeroExtend or a signExtend as appropriate, depending on the data type of the argument (zeroExtend for an unsigned argument, signExtend for a signed argument).
	<pre>function x#(n) extend (x#(m) d)  provisos (Add#(k, m, n));</pre>
zeroExtend	Use of extend instead is recommended. Adds extra zero bits to the MSB of argument d of size m to make the datatype size n.
	<pre>function x#(n) zeroExtend (x#(m) d)  provisos (Add#(k, m, n));</pre>
signExtend	Use of extend instead is recommended. Adds extra sign bits to the MSB of argument d of size m to make the datatype size n by replicating the sign bit.
	<pre>function x#(n) signExtend (x#(m) d)  provisos (Add#(k, m, n));</pre>
	'
truncate	Removes bits from the MSB of argument d of size n to make the datatype size m.
	function x#(m) truncate (x#(n) d)

provisos (Add#(k, n, m));

#### **Examples**

```
UInt#(TAdd#(1,TLog#(n))) zz = extend(xx) + extend(yy);
Bit#(n) v1 = zeroExtend(v);
Int#(4) i_index = signExtend(i) + 4;
Bit#(32) upp = truncate(din);
r <= zeroExtend(c + truncate(r))</pre>
```

# 2.1.12 SaturatingArith

The SaturatingArith typeclass contains modified addition and subtraction functions which saturate to the values defined by maxBound or minBound when the operation would otherwise overflow or wrap-around.

There are 4 types of saturation modes which determine how an overflow or underflow should be handled, as defined by the SaturationMode type.

Saturation Modes	
Enum Value	Description
Sat_Wrap	Ignore overflow and underflow, just wrap around
Sat_Bound	On overflow or underflow result becomes maxBound or minBound
Sat_Zero	On overflow or underflow result becomes 0
Sat_Symmetric	On overflow or underflow result becomes maxBound or (minBound+1)

Instances of the SaturatingArith class are defined for Int, UInt, Complex, and FixedPoint.

satPlus	Modified plus function which saturates when the operation would otherwise over-
	flow or wrap-around. The saturation value (maxBound, wrap, or 0) is determined
	by the value of mode, the SaturationMode.
	function t satPlus (SaturationMode mode, t x, t y);

satMinus	Modified minus function which saturates when the operation would otherwise
	overflow or wrap-around. The saturation value (minBound, wrap, minBound +1,
	or 0) is determined by the value of mode, the SaturationMode.
	function t satMinus (SaturationMode mode, t x, t y);

boundedPlus	Modified plus function which saturates to maxBound when the operation would
	otherwise overflow or wrap-around. The function is the same as satPlus where
	the SaturationMode is Sat_Bound.
	<pre>function t boundedPlus (t x, t y) = satPlus (Sat_Bound, x, y);</pre>

```
boundedMinus | Modified minus function which saturates to minBound when the operation would otherwise overflow or wrap-around. The function is the same as satMinus where the SaturationMode is Sat_Bound.

function t boundedMinus (t x, t y) = satMinus(Sat_Bound, x, y);
```

#### Examples

```
Reg#(SaturationMode) smode <- mkReg(Sat_Wrap);
rule okdata (isOk);
  tstCount <= boundedPlus (tstCount, 1);
endrule</pre>
```

#### 2.1.13 Alias and NumAlias

Alias specifies that two types can be used interchangeably, providing a way to introduce local names for types within a module. They are used in Provisos.

#### 2.1.14 FShow

The FShow typeclass defines the types to which the function fshow can be applied. The function converts a value to an associated Fmt representation for use with the \$display family of system tasks. Instances of the FShow class can often be automatically derived using the deriving statement.

```
typeclass FShow#(type t);
  function Fmt fshow(t value);
endtypeclass
```

FShow function	
fshow	Returns a Fmt representation when applied to a value
	function Fmt fshow(t value);

Instances of FShow for Prelude data types are defined in the Prelude package. Instances for non-Prelude types are documented in the type package. If an instance of FShow is not already defined for a type you can create your own instance. You can also redefine existing instances as required for your design.

	FShow Instances							
Type	Fmt Object	Description	Example					
String, Char	value	value of the string	Hello					
Bool	True	Bool values	True					
	False		False					
Int#(n)	n	n in decimal format	-17					
UInt#(n)	n	n in decimal format	42					
Bit#(n)	'hn	n in hex, prepended with 'h	'h43F2					
Maybe#(a)	tagged Valid value	FShow applied to value	tagged Valid 42					
	tagged Invalid		tagged Invalid					
Tuple2#(a,b)	< a, b>	FShow applied to each value	< 0, 1>					
Tuple3#(a,b,c)	< a, b, c>		<0,1,2>					
Tuple4#(a,b,c,d)	< a, b, c, d>		<0, 1, 2, 3>					
Tuple8#(a,b,c,d,	e,f,g,h)							

#### Example

```
typedef enum {READ, WRITE, UNKNOWN} OpCommand deriving(Bounded, Bits, Eq, FShow);
typedef struct {OpCommand command;
Bit#(8)
          addr;
Bit#(8)
          data;
Bit#(8)
          length;
Bool
          lock;
} Header deriving (Eq, Bits, Bounded);
typedef union tagged {Header Descriptor;
      Bit#(8) Data;
      } Request deriving(Eq, Bits, Bounded);
// Define FShow instances where definition is different
// than the derived values
instance FShow#(Header);
   function Fmt fshow (Header value);
      return ($format("<HEAD ")</pre>
```

```
fshow(value.command)
      $format(" (%0d)", value.length)
      $format(" A:%h", value.addr)
      $format(" D:%h>", value.data));
   endfunction
endinstance
instance FShow#(Request);
   function Fmt fshow (Request request);
      case (request) matches
         tagged Descriptor .a:
            return fshow(a);
         tagged Data .a:
            return $format("<DATA %h>", a);
      endcase
   endfunction
endinstance
```

#### 2.1.15 StringLiteral

StringLiteral defines the class of types which can be created from strings.

```
typeclass StringLiteral #(type data_t);
   function data_t fromString(String x);
endtypeclass
```

StringLiteral Functions						
fromString	Converts an element x of datatype String into an element of data type data_t					
	<pre>function data_t fromString(String x);</pre>					

# 2.2 Data Types

Every variable and every expression in BSV has a *type*. Prelude defines the data types which are always available. An **instance** declaration defines a data type as belonging to a type class. Each data type may belong to one or more type classes; all functions, modules, and operators declared for the type class are then defined for the data type. A data type does not have to belong to any type classes.

Data type identifiers must always begin with a capital letter. There are three exceptions; bit, int, and real, which are predefined for backwards compatibility.

#### 2.2.1 Bit

```
To define a value of type Bit: Bit#(type n);
```

	Type Classes for Bit											
	Bits Eq Literal Arith Ord Bounded Bitwise Bit Bit											
								Reduction	Extend			
Bit												

Bit type aliases							
bit	The data type bit is defined as a single bit. This is a special case of Bit.  typedef Bit#(1) bit;						

#### **Examples**

```
Bit#(32) a;  // like 'reg [31:] a'
Bit#(1) b;  // like 'reg a'
bit c;  // same as Bit#(1) c
```

The Bit data type provides functions to concatenate and split bit-vectors.

Bit Functions						
{x,y}	Concatenate two bit vectors, x of size n and y of size m returning a bit vector of size k. The Verilog operator { } is used.  function Bit#(k) bitconcat(Bit#(n) x, Bit#(m) y) provisos (Add#(n, m, k));					

```
Split a bit vector into two bit vectors (higher-order bits (n), lower-order bits (m)).

function Tuple2 #(Bit#(n), Bit#(m)) split(Bit#(k) x)
provisos (Add#(n, m, k));
```

#### Examples

#### 2.2.2 UInt

The UInt type is an unsigned fixed width representation of an integer value.

	Type Classes for UInt											
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit			
								Reduction	Extend			
UInt												

# Examples

```
UInt#(8) a = 'h80;
UInt#(12) b = zeroExtend(a); // b => 'h080
UInt#(8) c = truncate(b); // c => 'h80
```

# 2.2.3 Int

The Int type is a signed fixed width representation of an integer value.

Type Classes for Int											
	Bits Eq Literal Arith Ord Bounded Bitwise Bit Bit										
								Reduction	Extend		
Int											

# Examples

```
Int#(8) a = 'h80;
Int#(12) b = signExtend(a);  // b => 'hF80
Int#(8) c = truncate(d);  // c => 'h80
```

Int type aliases							
int	The data type int is defined as a 32-bit signed integer. This is a						
	special case of Int.						
	typedef Int#(32) int;						

# 2.2.4 Integer

The Integer type is a data type used for integer values and functions. Because Integer is not part of the Bits typeclass, the Integer type is used for static elaboration only; all values must be resolved at compile time.

Type Classes for Integer										
Bits Eq Literal Arith Ord Bounded Bitwise Bit Bit										
								Reduction	Extend	
Integer										

Integer Functions							
div	Element x is divided by element y and the result is rounded toward negative infinity. Division by 0 is undefined.  function Integer div(Integer x, Integer y);						

mod	Element x is divided by element y using the div function and the remainder is returned as an Integer value. div and mod satisfy the identity $(div(x,y)*y)+mod(x,y)==x$ . Division by 0 is undefined. function Integer mod(Integer x, Integer y);
quot	Element x is divided by element y and the result is truncated (rounded towards 0). Division by 0 is undefined.  function Integer quot(Integer x, Integer y);
rem	Element x is divided by element y using the quot function and the remainder is returned as an Integer value. quot and rem satisfy the identity $(quot(x,y)*y) + rem(x,y) == x$ . Division by 0 is undefined.
	function Integer rem(Integer x, Integer y);

The fromInteger function, defined in Section 2.1.3, can be used to convert an Integer into any type in the Literal typeclass.

# Examples

```
Int#(32) arr2[16];
for (Integer i=0; i<16; i=i+1)
    arr2[i] = fromInteger(i);

Integer foo = 10;
foo = foo + 1;
foo = foo * 5;
Bit#(16) var1 = fromInteger( foo );</pre>
```

#### 2.2.5 Bool

The Bool type is defined to have two values, True and False. typedef enum {False, True} Bool;

	Type Classes for Bool											
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit			
								Reduction	Extend			
Bool												

The Bool functions return either a value of True or False.

Bool Functions						
not	Returns True if x is false, returns False if x is true.					
!						
	function Bool not (Bool x);					

&&	Returns True if x and y are true, else it returns False.				
	function Bool \&& (Bool x, Bool y);				

11	Returns True if x or y is true, else it returns False.
	function Bool \   (Bool x, Bool y);

#### Examples

```
Bool a
                    // A variable named a with a type of Bool
Reg#(Bool) done
                   // A register named done with a type of Bool
Vector#(5, Bool)
                   // A vector of 5 Boolean values
Bool a = 0;
                 // ERROR! You cannot do this
Bool a = True; // correct
if (a)
                 // correct
if (a == 0)
                 // ERROR!
Bool b1 = True;
Bool b2 = True;
Bool b3 = b1 && b2;
```

#### 2.2.6 Real

The Real type is a data type used for real values and functions.

Real numbers are of the form:

If there is a decimal point, there must be digits following the decimal point. An exponent can start with either an E or an e, followed by an optional sign (+ or -), followed by digits. There cannot be an exponent or a sign without any digits. Any of the numeric components may include an underscore, but an underscore cannot be the first digit of the real number.

Unlike integer numbers, real numbers are of limited precision. They are represented as IEEE floating point numbers of 64 bit length, as defined by the IEEE standard.

Because the type Real is not part of the Bits typeclass, the Real type is used for static elaboration only; all values must be resolved at compile time.

There are many functions defined for Real types, provided in the Real package (Section 3.5.1). To use these functions, the Real package must be imported.

	Type Classes for Real										
		Bits	Eq	Literal	Real	Arith	Ord	Bounded	Bitwise	Bit	Bit
					Literal					Reduction	Extend
Ī	Real										

	Real type aliases						
real	The SystemVerilog name real is an alias for Real						
	typedef Real real;						

There are two system tasks defined for the Real data type, used to convert between Real and IEEE standard 64-bit vector representation (Bit#(64)).

Real system tasks							
\$realtobits	Converts from a Real to the IEEE 64-bit vector representation.						
	function Bit#(64) \$realtobits (Real x);						

\$bitstoreal	Converts from a 64-bit vector representation to a Real.					
	function Real \$bitstoreal (Bit#(64) x);					

# Examples

```
Bit#(1) sign1 = 0;
Bit#(52) mantissa1 = 0;
Bit#(11) exp1 = 1024;
Real r1 = $bitstoreal({sign1, exp1, mantissa1}); //r1 = 2.0

Real x = pi;
let m = realToString(x)); // m = 3.141592653589793
```

# **2.2.7** String

Strings are mostly used in system tasks (such as \$display). The String type belongs to the Eq type class; strings can be tested for equality and inequality using the == and != operators. The String type is also part of the Arith class, but only the addition (+) operator is defined. All other Arith operators will produce an error message.

Type Classes for String									
	Bits Eq Literal Arith Ord Bounded Bitwise String FShow Literal								
String									

String Functions						
strConcat	Concatenates two strings (same as the + operator)					
+						
	function String strConcat(String s1, String s2);					

stringLength	Returns the number of characters in a string					
	function Integer stringLength (String s);					
3	the string is empty, returns Invalid; otherwise it returns Valid with the Tuple containing the first character as the head and the rest of the ring as the tail.					
	<pre>function Maybe#(Tuple#2(Char, String)) stringSplit(String s);</pre>					
stringHead	Extracts the first character of a string; reports an error if the string is empty.					
	<pre>function Char stringHead(String s);</pre>					
stringTail	Extracts all the characters of a string after the first; reports an error if the string is empty.					
	<pre>function String stringTail(String s);</pre>					
stringCons	Adds a character to the front of a string. This function is the complement of stringSplit.					
	function String stringCons(Char c, String s);					
stringToCharList	Converts a String to a List of characters					
	<pre>function List#(Char) stringToCharList (String s);</pre>					
charListToString	Converts a List of characters to a String					
	function String charListToString (List#(Char) cs);					
quote	Add single quotes around a string: 'str'					
	function String quote (String s);					
doubleQuote	Add double quotes around a string: "str"					
	function String doubleQuote (String s);					

# Examples

```
String s1 = "This is a test";
$display("first string = ", s1);

// we can use + to concatenate
String s2 = s1 + " of concatenation";
$display("Second string = ", s2);
```

# 2.2.8 Char

The Char data type is used mostly in system tasks (such as \$display). The Char type provides the ability to traverse the characters of a string. The Char type belongs to the Eq type class; chars can be tested for equality and inequality using the == and != operators.

The Char type belongs to the Ord type class.

				Type (	Classes	for Char				
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	String Literal	FShow	
Char									$\sqrt{}$	
	Char Functions									
charTo	String		Convert	a single	charact	ter to a stri	ng			
			function	n String	g char	ToString	(Char c);			
charTo	Integer	<u> </u>	Convert	a charac	ter to i	ts ASCII n	umeric valu	ie		
			function	n Intege	er cha	rToIntege	r (Char c)	);		
intege	rToChai	<u> </u>	Convert a				cter equival	lent, return	s an error	
			function	<pre>function Char integerToChar (Integer n);</pre>						
isSpac	е		Determine if a character is whitespace (space, tab \t, vertical tab \v, newline \n, carriage return \r, linefeed \f)							
			function	function Bool isSpace (Char c);						
isLowe	r		Determin	Determine if a character is a lowercase ASCII character (a - z)						
			function Bool isLower (Char c);							
isUppe:	r		Determin	ne if a ch	aracte	r is an uppe	ercase ASC	II characte	· (A - Z)	
				Determine if a character is an uppercase ASCII character (A - Z)  function Bool isUpper (Char c);						
isAlph	a		Determin	ne if a ch	aracte	r is an ASC	II letter, ei	ther upper	or lower-	
			function	case function Bool isAlpha (Char c);						
isDigi	t		Determin	ne if a ch	aracte	r is an ASC	III decimal	digit (0 - 9	)	
		function Bool isDigit (Char c);								

isAlphaNum	Determine if a character is an ASCII letter or decminal digit						
	function Bool isAlphaNum (Char c);						
isOctDigit	Determine if a character is an ASCII octal digit (0 - 7)						
	function Bool isOctDigit (Char c);						
isHexDigit	Determine if a character is an ASCII hexadecimal digit $(0 - 9, a - f, or A - F)$						
	<pre>function Bool isHexDigit (Char c);</pre>						
toUpper	Convert an ASCII lowercase letter to uppercase; other characters are unchanged						
	function Char toUpper (Char c);						
toLower	Convert an ASCII uppercase letter to lowercase; other characters are unchanged						
	function Char toLower (Char c);						
digitToInteger	Convert an ASCII decimal digit to its numeric value (0 to 0, unlike charToInteger which would return the ASCII code 48); returns an error if the character is not a digit.						
	function Integer digitToInteger (Char c);						
digitToBits	Convert an ASCII decimal digit to its numeric value; returns an error if the character is not a digit. Same as digitToInteger, but returns the value as a bit vector; the vector can be any size, but the user will get an error if the size is too small to represent the value						
	<pre>function Bit#(n) digitToBits (Char c);</pre>						
integerToDigit	Convert a decimal digit value (0 to 9) to the ASCII character for that digit; returns an error if the value is out of range. This function is the complement of digitToInteger						
	<pre>function Char integerToDigit (Integer d);</pre>						
bitsToDigit	Convert a Bit type digit value to the ASCII character for that digit; returns an error if the value is out of range. This is the same as integerToDigit but for values that are Bit types						
	<pre>function Char bitsToDigit (Bit#(n) d);</pre>						

hexDigitToInteger	Convert an ASCII decimal digit to its numeric, including hex characters a - f and A - F						
	<pre>function Integer hexDigitToInteger (Char c);</pre>						
hexDigitToBits	Convert an ASCII decimal digit to its numeric, including hex characters a - f and A - F returning the value as a bit vector. The vector can be any size, but an error will be returned if the size is too small to represent the value.						
	function Bit#(n) hexDigitToBits (Char c);						
integerToHexDigit	Convert a hexadecimal digit value (0 to 15) to the ASCII character for that digit; returns an error if the value is out of range. This function is the complement of hexDigitToInteger. The function returns lowercase for the letters a to f; apply the function toUpper to get uppercase.						
	<pre>function Char integerToHexDigit (Integer d);</pre>						
bitsToHexDigit	Convert a Bit type hexadecimal digit value to the ASCII character for that digit, returns an error if the value is out of range. The function returns lowercase for the letters a to f; apply the function toUpper to get uppercase.						
	<pre>function Char bitsToHexDigit (Bit#(n) d);</pre>						

#### 2.2.9 Fmt

The Fmt primitive type provides a representation of arguments to the \$display family of system tasks that can be manipulated in BSV code. Fmt representations of data objects can be written hierarchically and applied to polymorphic types.

Objects of type Fmt can be supplied directly as arguments to system tasks in the \$display family. An object of type Fmt is returned by the \$format system task.

The Fmt type is part of the Arith class, but only the addition (+) operator is defined. All other Arith operators will produce an error message.

	Type Classes for Fmt										
	Bits Eq Literal Arith Ord Bounded Bitwise Bit Bit										
								Reduction	Extend		
Fmt											

#### **Examples**

```
Reg#(Bit#(8)) count <- mkReg(0);
Fmt f = $format("(%0d)", count + 1);
$display(" XYZ ", f, " ", $format("(%0d) ", count));
\\value displayed: XYZ (6) (5)</pre>
```

#### 2.2.10 Void

The Void type is a type which has one literal? used for constructing concrete values of the type void. The Void type is part of the Bits and Literal typeclasses.

Type Classes for Void										
	Bits Eq Literal Arith Ord Bounded Bitwise Bit Bit									
								Reduction	Extend	
Void										

# Examples

# 2.2.11 Maybe

The Maybe type is used for tagging values as either *Valid* or *Invalid*. If the value is *Valid*, the value contains a datatype data\_t.

```
typedef union tagged {
    void Invalid;
    data_t Valid;
} Maybe #(type data_t) deriving (Eq, Bits);
```

Type Classes for Maybe										
	Bits   Eq   Literal   Arith   Ord   Bounded   Bitwise   Bit   Bit									
								Reduction	Extend	
Maybe	$\sqrt{}$									

The Maybe data type provides functions to check if the value is Valid and to extract the valid value.

Maybe Functions								
fromMaybe Extracts the Valid value out of a Maybe argument. If the tale Invalid the default value, defaultval, is returned.								
	<pre>function data_t fromMaybe( data_t defaultval,</pre>							

isValid	Returns a value of True if the Maybe argument is Valid.
	<pre>function Bool isValid( Maybe#(data_t) val );</pre>

#### Examples

```
RWire#(int) rw_incr <- mkRWire(); // increment method is being invoked</pre>
RWire#(int) rw_decr <- mkRWire(); // decrement method is being invoked
rule doit;
   Maybe#(int) mbi = rw_incr.wget();
   Maybe#(int) mbd = rw_decr.wget();
                 = fromMaybe (?, mbi);
                   = fromMaybe (?, mbd);
   int
           ((! isValid (mbi)) && (! isValid (mbd)))
      noAction;
   else if (
               isValid (mbi) && (! isValid (mbd)))
      value2 <= value2 + di;</pre>
   else if ((! isValid (mbi)) &&
                                     isValid (mbd))
      value2 <= value2 - dd;</pre>
   else // ( isValid (mbi) &&
                                     isValid (mbd))
      value2 <= value2 + di - dd;</pre>
endrule
```

#### **2.2.12** Tuples

Tuples are predefined structures which group a small number of values together. The following pseudo code explains the structure of the tuples. You cannot define your own tuples, but must use the seven predefined tuples, Tuple2 through Tuple8. As shown, Tuple2 groups two items together, Tuple3 groups three items together, up through Tuple8 which groups eight items together.

```
typedef struct{
    a tpl_1;
    b tpl_2;
  } Tuple2 #(type a, type b) deriving (Bits, Eq, Bounded);
typedef struct{
    a tpl_1;
    b tpl_2;
    c tpl_3;
 } Tuple3 #(type a, type b, type c) deriving (Bits, Eq, Bounded);
typedef struct{
    a tpl_1;
    b tpl_2;
    c tpl_3;
    d tpl_4;
 } Tuple4 #(type a, type b, type c, type d) deriving (Bits, Eq, Bounded);
typedef struct{
    a tpl_1;
    b tpl_2;
    c tpl_3;
    d tpl_4;
    e tpl_5;
 } Tuple5 #(type a, type b, type c, type d, type e)
   deriving (Bits, Eq, Bounded);
```

```
typedef struct{
    a tpl_1;
    b tpl_2;
    c tpl_3;
    d tpl_4;
    e tpl_5;
    f tpl_6;
 } Tuple6 #(type a, type b, type c, type d, type e, type f)
   deriving (Bits, Eq, Bounded);
typedef struct{
    a tpl_1;
    b tpl_2;
    c tpl_3;
    d tpl_4;
    e tpl_5;
    f tpl_6;
   g tpl_7;
 } Tuple7 #(type a, type b, type c, type d, type e, type f, type g)
   deriving (Bits, Eq, Bounded);
typedef struct{
    a tpl_1;
    b tpl_2;
    c tpl_3;
    d tpl_4;
    e tpl_5;
    f tpl_6;
    g tpl_7;
    h tpl_8;
 } Tuple8 #(type a, type b, type c, type d, type e, type f, type g, type h)
   deriving (Bits, Eq, Bounded);
```

Type Classes for Tuples											
	Bits Eq Literal Arith Ord Bounded Bitwise Bit Bit										
								Reduction	Extend		
TupleN											

Tuples cannot be manipulated like normal structures; you cannot create values of and select fields from tuples as you would a normal structure. Values of these types can be created only by applying a predefined family of constructor functions.

Tuple Constr	uctor Functions
tuple2 (e1, e2)	Creates a variable of type Tuple2 with com-
	ponent values e1 and e2.
tuple3 (e1, e2, e3)	Creates a variable of type Tuple3 with values
	e1, e2, and e3.
tuple4 (e1, e2, e3, e4)	Creates a variable of type Tuple4 with com-
	ponent values e1, e2, e3, and e4.
tuple5 (e1, e2, e3, e4, e5)	Creates a variable of type Tuple5 with com-
	ponent values e1, e2, e3, e4, and e5.
tuple6 (e1, e2, e3, e4, e5, e6)	Creates a variable of type Tuple6 with com-
	ponent values e1, e2, e3, e4, e5, and e6.
tuple7 (e1, e2, e3, e4, e5, e6, e7)	Creates a variable of type Tuple7 with com-
	ponent values e1, e2, e3, e4, e5, e6, and e7.
tuple8 (e1, e2, e3, e4, e5, e6, e7,	Creates a variable of type Tuple8 with com-
e8)	ponent values e1, e2, e3, e4, e5, e6, e7, and
	e8.

Fields of these types can be extracted only by applying a predefined family of selector functions.

	Tuple Extract Functions
tpl_1 (x)	Extracts the first field of x from a Tuple2 to Tuple8.
tpl_2 (x)	Extracts the second field of x from a Tuple2 to Tuple8.
tpl_3 (x)	Extracts the third field of x from a Tuple3 to Tuple8.
tpl_4 (x)	Extracts the fourth field of x from a Tuple4 to Tuple8.
tpl_5 (x)	Extracts the fifth field of x from a Tuple5 to Tuple8.
tpl_6 (x)	Extracts the sixth field of x from a Tuple6, Tuple7 or Tuple8.
tpl_7 (x)	Extracts the seventh field of x from a Tuple7 or Tuple8.
tpl_8 (x)	Extracts the seventh field of x from a Tuple8.

#### **Examples**

```
Tuple2#( Bool, int ) foo = tuple2( True, 25 );
Bool field1 = tpl_1( foo ); // this is value 1 in the list
int field2 = tpl_2( foo ); // this is value 2 in the list
foo = tuple2( !field1, field2 );
```

#### 2.2.13 Array

Array variables are generally declared anonymously, using the bracket syntax. However, the type of such variables can be expressed with the type constructor Array, when an explicit type is needed.

	Type Classes for Array											
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit			
								Reduction	Extend			
Array												

For example, the following declarations using bracket syntax:

```
Bool arr[3];
function Bool fn(Bool bits[]);
```

are equivalent to the following declarations using the explicit type constructor:

```
Array#(Bool) arr;
function Bool fn(Array#(Bool) bits);
```

Note that, unlike Vector, the size of an array is not part of its type. In the first declaration, a size is given for the array arr. However, since arr is not assigned to a value, the size is unused here. If the array were assigned, the size would be used like a type declaration, to check that the assigned value has the declared size. Since it is not part of the type, this check would occur during elaboration, and not during type checking.

#### **2.2.14** Ordering

The Ordering type is used as the return type for the result of generic comparators, including the compare function defined in the Ord (Section 2.1.7) type class. The valid values of Ordering are: LT, GT, and EQ.

```
typedef enum {
   LT,
   EQ,
   GT
} Ordering deriving (Eq, Bits, Bounded);
```

	Type Classes for Ordering												
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit				
								Reduction	Extend				
Ordering													

#### **Examples**

```
function Ordering onKey(Record r1, Record r2);
  return compare(r1.key,r2.key);
endfunction
```

#### 2.2.15 File

File is a defined type in BSV which is defined as:

	Type Classes for File											
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit			
								Reduction	Extend			
File							√					

Note: Bitwise operations are valid only for subtype MCD.

The File type is used by the system tasks for file I/O.

#### 2.2.16 Clock

Clock is an abstract type of two components: a single Bit oscillator and a Bool gate.

```
typedef ... Clock;
```

Clock is in the Eq type class, meaning two values can be compared for equality.

	Type Classes for Clock												
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit				
								Reduction	Extend				
Clock													

#### Examples

```
Clock clk <- exposeCurrentClock;
module mkTopLevel( Clock readClk, Reset readRst, Top ifc );</pre>
```

#### 2.2.17 Reset

Reset is an abstract type.

```
typedef ... Reset ;
```

Reset is in the Eq type class, meaning two fields can be compared for equality.

	Type Classes for Reset												
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit				
								Reduction	Extend				
Reset													

# Examples

#### 2.2.18 Inout

An Inout type is a first class type that is used to pass Verilog inouts through a BSV module. It takes an argument which is the type of the underlying signal:

```
Inout#(type t)
```

For example, the type of an Inout signal which communicates boolean values would be:

#### Inout#(Bool)

Type Classes for Inout											
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit		
								Reduction	Extend		
Inout											

An Inout type is a valid subinterface type (like Clock and Reset). A value of an Inout type is clocked\_by and reset\_by a particular clock and reset.

Inouts are connectable via the Connectable typeclass. The use of mkConnection instantiates a Verilog module InoutConnect. The connected inouts must be on the same clock and the same reset. The clock and reset of the inouts may be different than the clock and reset of the parent module of the mkConnection.

```
instance Connectable#(Inout#(a, x1), Inout#(a, x2))
provisos (Bit#(a,sa));
```

A module with an Inout subinterface cannot leave that interface undefined since there is no way to create or examine inout values in BSV. For example, you cannot even write:

```
Inout#(int) i = ?; // not valid in BSV
```

The Inout type exists only so that RTL inout signals can be connected in BSV; the ultimate users of the signal will be outside the BSV code. An imported Verilog module might have an inout port that your BSV design doesn't use, but which needs to be exposed at the top level. In this case, the submodule will introduce an inout signal that the BSV cannot read or write, but merely provides in its interfaces until it is exposed at the top level. Or, a design may contain two imported Verilog modules that have inout ports that expect to be connected. You can import these two modules, declaring that they each have a port of type Inout#(t) and connect them together. The compiler will check that both ports are of the same type t and that they are in the same clock domain with the same reset. Beyond that, BSV does not concern itself with the values of the inout signals.

#### Examples

Instantiating a submodule with an inout and exposing it at the next level:

```
interface SubIfc;
...
  interface Inout#(Bool) b;
endinterface

interface TopIfc;
...
  interface Inout#(Bool) bus;
endinterface

module mkTop (TopIfc);
  SubIfc sub <- mkSub;
...
  interface bus = sub.b;
endmodule</pre>
```

Connecting two submodules, using SubIfc defined above:

```
module mkTop(...);
...
SubIfc sub1 <- mkSub;
SubIfc sub2 <- mkSub;
mkConnection (sub1.b, sub2.b);
...
endmodule</pre>
```

## 2.2.19 Action/ActionValue

Any expression that is intended to act on the state of the circuit (at circuit execution time) is called an *action* and has type Action or ActionValue#(a). The type parameter a represents the type of the returned value.

Type Classes for Action/ActionValue											
	Bits Eq Literal Arith Ord Bounded Bitwise Bit Bi										
								Reduction	Extend		
Action											

The types Action and ActionValue are special keywords, and therefore cannot be redefined.

```
{\tt typedef} \ \cdots \ abstract \cdots \ {\tt struct ActionValue\#(type a);}
```

	ActionValue type aliases										
Action	The Action type is a special case of the more general type ActionValue where nothing is returned. That is, the returns type is (void).										
	typedef ActionValue#(void) Action;										

Action Functions								
noAction	An empty Action, this is an Action that does nothing.							
	<pre>function Action noAction();</pre>							

#### Examples

#### 2.2.20 Rules

A rule expression has type Rules and consists of a collection of individual rule constructs. Rules are first class objects, hence variables of type Rules may be created and manipulated. Rules values must eventually be added to a module in order to appear in synthesized hardware.

Type Classes for Rules											
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit		
								Reduction	Extend		
Rules											

The Rules data type provides functions to create, manipulate, and combine values of the type Rules.

	Rules Functions
emptyRules	An empty rules variable.
	<pre>function Rules emptyRules();</pre>
110.7	
addRules	Takes rules <b>r</b> and adds them into a module. This function may only be called from within a module. The return type Empty indicates that the instantiation does not return anything.
	<pre>module addRules#(Rules r) (Empty);</pre>
rJoin	Symmetric union of two sets of rules. A symmetric union means that neither set is implied to have any relation to the other: not more urgent, not execute before, etc.
	function Rules rJoin(Rules x, Rules y);
rJoinPreemp	Union of two sets of rules, with rules on the left getting scheduling precedence and blocking the rules on the right. That is, if a rule in set x fires, then all rules in set y are prevented from firing. This is the same as specifying descending_urgency plus a forced conflict.
	<pre>function Rules rJoinPreempts(Rules x, Rules y);</pre>
	dingUrgency
i	Union of two sets of rule, with rules in the left having higher urgency. That s, if some rules compete for resources, then scheduling will select rules in set $\mathbf{x}$ set before set $\mathbf{y}$ . If the rules do not conflict, no conflict is added; the rules can fire together.
function Rules rJoinDescendingUrgency(Rules x, Rules y);	

rJoinMutu	allyExclusive
	Union of two sets of rule, with rules in the all rules in the left set anno-
	tated as mutually exclusive with all rules in the right set. No relationship
	between the rules in the left set or between the rules in the right set is
	assumed. This annotation is used in scheduling and checked during sim-
	ulation.
	function Rules rJoinMutuallyExclusive(Rules x, Rules y);

# TJoinExecutionOrder Union of two sets of rule, with the rules in the left set executing before the rules in the right set.No relationship between the rules in the left set or between the rules in the right set is assumed. If any pair of rules cannot execute in the specified order in the same clock cycle, that pair of rules will conflict. function Rules rJoinExecutionOrder(Rules x, Rules y);

rJoinConf	lictFree
	Union of two sets of rule, with the rules in the left set annotated as conflict-free with the rules in the right set. This assumption is used during scheduling and checked during simulation. No relationship between the rules in the left set or between the rules in the right set is assumed.  function Rules rJoinConflictFree(Rules x, Rules y);

Examples (This is an excerpt from a complete example in the BSV Reference Guide.)

```
function Rules incReg(Reg#(CounterType) a);
  return( rules
    rule addOne;
        a <= a + 1;
    endrule
  endrules);
endfunction

// Add incReg rule to increment the counter
  addRules(incReg(asReg(counter)));</pre>
```

# 2.3 Operations on Numeric Types

# 2.3.1 Size Relationship/Provisos

These classes are used in provisos to express constraints between the sizes of types.

Class	Proviso	Description
Add	Add#(n1,n2,n3)	Assert $n1 + n2 = n3$
Mul	Mul#(n1,n2,n3)	Assert $n1 * n2 = n3$
Div	Div#(n1,n2,n3)	Assert ceiling $n1/n2 = n3$
Max	Max#(n1,n2,n3)	Assert $\max(n1, n2) = n3$
Min	Min#(n1,n2,n3)	Assert $min(n1, n2) = n3$
Log	Log#(n1,n2)	Assert ceiling $\log_2(n1) = n2$ .

Examples of Provisos using size relationships:

#### 2.3.2 Size Relationship Type Functions

These type functions are used when "defining" size relationships between data types, where the defined value need not (or cannot) be named in a proviso. They may be used in datatype definition statements when the size of the datatype may be calculated from other parameters.

Type Function	Size Relationship	Description
TAdd	TAdd#(n1,n2)	Calculate $n1 + n2$
TSub	TSub#(n1,n2)	Calculate $n1 - n2$
TMul	TMul#(n1,n2)	Calculate $n1 * n2$
TDiv	TDiv#(n1,n2)	Calculate ceiling $n1/n2$
TLog	TLog#(n1)	Calculate ceiling $\log_2(n1)$
TExp	TExp#(n1)	Calculate $2^{n1}$
TMax	TMax#(n1,n2)	Calculate $max(n1, n2)$
TMin	TMin#(n1,n2)	Calculate $min(n1, n2)$

Examples using other arithmetic functions:

#### 2.3.3 valueOf and SizeOf pseudo-functions

Prelude provides these pseudo-functions to convert between types and numeric values. The pseudo-function valueof (or valueOf) is used to convert a numeric type into the corresponding Integer value. The pseudo-function SizeOf is used to convert a type t into the numeric type representing its bit size.

valueof valueOf	Converts a numeric type into its Integer value.
	function Integer valueOf (t);

#### Examples

```
module mkFoo (Foo#(n));
  UInt#(n) x;
  Integer y = valueOf(n);
endmodule
```

SizeOf	Converts a type into a numeric type representing its bit size.	
	<pre>function t SizeOf#(any_type)   provisos (Bits#(any_type, sa));</pre>	

# Examples

```
any_type x = structIn;
Bit#(SizeOf#(any_type)) = pack(structIn);
```

# 2.4 Registers and Wires

Register and Wire Interfaces and Modules			
Name	Section	Description	
Reg	2.4.1	Register interface	
CReg	2.4.2	Implementation of a register with an array of Reg interfaces that	
		sequence concurrently	
RWire	2.4.3	Similar to the Reg interface with output wrapped in a Maybe type	
		to indicate validity	
Wire	2.4.4	Interchangeable with a Reg interface, validity of the data is implicit	
BypassWire	2.4.5	Implementation of the Wire interface where the _write method is	
		always_enabled	
DWire	2.4.6	Implementation of the Wire interface where the _read method is	
		always_ready by providing a default value	
PulseWire	2.4.7	Similar to the RWire interface without any data	
ReadOnly	2.4.8	Interface which provides a value	
WriteOnly	2.4.9	Interface which writes a value	

#### 2.4.1 Reg

The most elementary module available in BSV is the register, which has a Reg interface. Registers are polymorphic, i.e., in principle they can hold a value of any type but, of course, ultimately registers store bits. Thus, the provisos on register modules indicate that the type of the value stored in the register must be in the Bits type class, i.e., the operations pack and unpack are defined on the type to convert into bits and back.

Note that all Bluespec registers are considered atomic units, which means that even if one bit is updated (written), then all the bits are considered updated. This prevents multiple rules from updating register fields in an inconsistent manner.

When scheduling register modules, reads occur before writes. That is, any rule which reads from a register must be scheduled earlier than any other rule which writes to the register. The value read from the register is the value written in the previous clock cycle.

## **Interfaces and Methods**

The Reg interface contains two methods, \_write and \_read.

```
interface Reg #(type a_type);
   method Action _write(a_type x1);
   method a_type _read();
endinterface: Reg
```

The \_write and \_read methods are rarely used. Instead, for writes, one uses the non-blocking assignment notation and, for reads, one just mentions the register interface in an expression.

Reg Interface				
Method Arguments			Arguments	
Name	me Type Description		Name	Description
_write	Action	writes a value x1	x1	data to be written
_read	a_type	returns the value of the register		

#### Modules

Prelude provides three modules to create a register: mkReg creates a register with a given reset value, mkRegU creates a register without any reset, and mkRegA creates a register with a given reset value and with asynchronous reset logic.

mkReg	Make a register with a given reset value. Reset logic is synchronous.	
	<pre>module mkReg#(parameter a_type resetval)(Reg#(a_type)) provisos (Bits#(a_type, sizea));</pre>	

mkRegU	Make a register without any reset; initial simulation value is alternating 01 bits.
	<pre>module mkRegU(Reg#(a_type)) provisos (Bits#(a_type, sizea));</pre>

mkRegA	Make a register with a given reset value. Reset logic is asynchronous.		
	<pre>module mkRegA#(parameter a_type resetval)(Reg#(a_type))    provisos (Bits#(a_type, sizea));</pre>		

#### Scheduling

When scheduling register modules, reads occur before writes. That is, any rule which reads from a register must be scheduled earlier than any other rule which writes to the register. The value read from the register is the value written in the previous clock cycle. Multiple rules can write to a register in a given clock cycle, with the effect that a later rule overwrites the value written by earlier rules.

Scheduling Annotations		
mkReg, mkRegU, mkRegA		
	read	write
read	CF	SB
write	SA	SBR

#### **Functions**

Three functions are provided for using registers: asReg returns the register interface instead of the value of the register; readReg reads the value of a register, useful when managing vectors or lists of registers; and writeReg to write a value into a register, also useful when managing vectors or lists of registers.

asReg	Treat a register as a register, i.e., suppress the normal behavior where the interface name implicitly represents the value that the register contains (the _read value). This function returns the register interface, not the value of the register.	
	<pre>function Reg#(a_type) asReg(Reg#(a_type) regIfc);</pre>	
readReg	Read the value out of a register. Useful for giving as the argument to higher-order vector and list functions.	
	<pre>function a_type readReg(Reg#(a_type) regIfc);</pre>	
writeReg	Write a value into a register. Useful for giving as the argument to higher order vector and list functions.	
function Action writeReg(Reg#(a_atype) regIfc, a_type of		

#### Examples

```
Reg#(ta) res <- mkReg(0);

// create board[x][y]
Reg#(ta) pipe[depth];
for (Integer i=0; i<depth; i=i+1) begin
   Reg#(ta) c();
   mkReg#(0) xinst(c);
   pipe[i] = asReg(c);
end

function a readReg(Reg#(a) r);
   return(r);
endfunction</pre>
```

#### 2.4.2 CReg

The basic register modules described in 2.4.1 have scheduling annotations that do not allow two rules to read and write a register concurrently (that is, sequentially in the same clock cycle). Implementing

this concurrency requires bypassing, so that a value written by one rule is visible to the next rule that wants to read the register. This can create long paths, and so explicit input from the designer is preferred. Therefore, the basic registers do not support this bypassing. If a designer wants concurrent register access between rules, they must explicitly request and manage this, by instantiating one of the CReg family of modules.

These concurrent registers are also known as EHRs (Ephemeral History Registers) in work by Arvind and Rosenband<sup>1</sup>.

#### Modules

Prelude provides three modules to create a concurrent register: mkCReg creates a concurrent register with a given reset value, mkCRegU creates a concurrent register without any reset, and mkCRegA creates a concurrent register with a given reset value and with asynchronous reset logic.

mkCReg	Make a concurrent register with a given number of ports and with a given reset value. Reset logic is synchronous.  module mkCReg#(parameter Integer n,	
mkCRegU	Make a concurrent register with a given number of ports and without any reset. Initial simulation value is alternating 01 bits.  module mkCRegU#(parameter Integer n) (Reg#(a_type) ifc[]) provisos (Bits#(a_type, sizea));	

mkCRegA	Make a concurrent register with a given number of ports and with a given	
	reset value. Reset logic is asynchronous.	
	module mkCRegA#(parameter Integer n,	
	parameter a_type resetval)	
	(Reg#(a_type) ifc[])	
	<pre>provisos (Bits#(a_type, sizea));</pre>	

As indicated by the bracket notation in the interface type, these modules provide an array of Reg interfaces, whose methods can be called concurrently in separate actions. The modules take a size parameter n, that indicates the size of the array to return. The minimum size is 0. An implementation may specify a maximum size (5, in the current implementation).

#### Scheduling

When a concurrent register is instantiated, it returns an array of Reg interfaces. The scheduling relationships for <u>read</u> and <u>write</u> in one Reg interface are the same as for the basic register modules in 2.4.1. The methods of lower-numbered interfaces sequence before the methods of higher-numbered interfaces.

The designer manages the concurrency of the register accesses by choosing which interfaces to assign to which rules.

 $<sup>^1\</sup>mathrm{Daniel}$  L. Rosenband. The Ephemeral History Register: Flexible Scheduling for Rule-Based Designs. In  $Proc.\ MEMOCODE'04,$  June 2004.

Scheduling Annotations				
mkCReg, mkCRegU, mkCRegA				
for $j < k$				
	$read_j$	$\mathrm{write}_j$	$\operatorname{read}_k$	$write_k$
$read_j$	CF	SB	SBR	SBR
$\mathrm{write}_j$	SA	SBR	SBR	SBR

The Reg interfaces execute in sequence starting with element 0 of the array up through element n-1. That is, the <u>read</u> method of the first interface will return the value stored in the register from the previous clock cycle; if the <u>write</u> method of the first interface is called, the <u>read</u> method of the second interface will return the written value, otherwise it returns the registered value. And so on, with each <u>read</u> method returning the last value written to any of the lower-numbered interfaces, or the register value if none of the lower-numbered <u>write</u> methods were called. The value registered at the end of clock cycle is the value written by the highest-numbered write method that was called.

#### Examples

In the following example, the two rules can be scheduled concurrently in the same clock cycle, which would not have been possible if the register byteCount had been instantiated as a basic mkReg register. Further, if both rules execute in a given clock cycle, the value read in rule doRecv is the updated value that was written in rule doSend.

```
Reg#(Bool) byteCount[2] <- mkCReg(2, True);
rule doSend (canSend);
    ...
    byteCount[0] <= byteCount[0] + len;
endrule

rule doRecv (canRecv);
    ...
    byteCount[1] <= byteCount[1] - len;
endrule</pre>
```

In the above example, mkCReg returns an array of Reg interfaces. This type is expressed implicitly using the bracket syntax. The type can also be explicitly expressed with the name Array, when necessary. (See Section 2.2.13 for more information on the Array type.) One place where this can be necessary is when the array type is a component of a larger type. A common example of this would be when instatiating a Vector of mkCReg modules:

```
Vector#(N, Array#(Reg#(T))) regs <- replicateM(mkCReg(3,0));</pre>
```

The above instantiation can also be achieved using multidimensional arrays. Instead of a vector of arrays, one can use an array of arrays:

```
Integer n = valueOf(N);
Reg#(T) regs[n][3];
for (Integer i=0; i<n; i=i+1)
  regs[i] <- mkCReg(3,0);</pre>
```

## 2.4.3 RWire

An RWire is a primitive stateless module whose purpose is to allow data transfer between methods and rules without the cycle latency of a register. That is, a RWire may be written in a cycle and that value can be read out in the same cycle; values are not stored across clock cycles.

When scheduling wire modules, since the value is read in the same cycle in which it is written, writes must occur before reads. That is, any rule which writes to a wire must be scheduled earlier than any other rule which reads from the wire. This is the reverse of how registers are scheduled.

#### **Interfaces and Methods**

The RWire interface is conceptually similar to a register's interface, but the output value is wrapped in a Maybe type. The wset method places a value on the wire and sets the valid signal. The read-like method, wget, returns the value and a valid signal in a Maybe type. The output is only Valid if a write has a occurred in the same clock cycle, otherwise the output is Invalid.

RWire Interface				
Method Arguments			arguments	
Name	Type	Description	Name	Description
wset	Action	writes a value and sets the valid signal	datain	data to be sent on the wire
wget	Maybe	returns the value and the valid signal		

```
interface RWire#(type element_type) ;
  method Action wset(element_type datain) ;
  method Maybe#(element_type) wget() ;
endinterface: RWire
```

#### Modules

The mkRWireSBR, mkRWire, and mkUnSafeRWire modules are provided to create an RWire. The difference between the RWire modules is the scheduling annotations. In mkRWireSBR the wset is SBR with itself, allowing multiple wsets in the same clock cycle (though not, of course, in the same rule).

mkRWireSBR	Creates an RWire. Output is only valid if a write has occurred in
	the same clock cycle. This is the recommended module to use to
	create an RWire.
	<pre>module mkRWireSBR(RWire#(element_type))    provisos (Bits#(element_type, element_width));</pre>

mkRWire	Creates an RWire. Output is only valid if a write has occurred in	
	the same clock cycle. The write (wset) must be sequenced before	
	the read (wget) and they must be in different rules.	
	<pre>module mkRWire(RWire#(element_type)) provisos (Bits#(element_type, element_width));</pre>	

${ t mkUnsafeRWire}$	Creates an RWire. Output is only valid if a write has occurred in
	the same clock cycle. The write (wset) must be sequenced before
	the read (wget) but they can be in the same rule.
	<pre>module mkUnsafeRWire(RWire#(element_type))    provisos (Bits#(element_type, element_width));</pre>

# Scheduling

When scheduling wire modules, since the value is read in the same cycle in which it is written, writes must occur before reads. That is, any rule which writes to a wire must be scheduled earlier than any other rule which reads from the wire. This is the reverse of how registers are scheduled.

Scheduling Annotations		
mkRWire		
	wget	wset
wget	CF	SAR
wset	SBR	С

Scheduling Annotations mkRWireSBR		
	wget	wset
wget	CF	SAR
wset	SBR	SBR

Scheduling Annotations		
mkUnsafeRWire		
	wget	wset
wget	CF	SA
wset	SB	С

# Examples

```
RWire#(int) rw_incr <- mkRWire();</pre>
rule doit;
   Maybe#(int) mbi = rw_incr.wget();
                    = fromMaybe (?, mbi);
           ((! isValid (mbi))
   if
      noAction;
   else // (
               isValid (mbi))
      value2 <= value2 + di ;</pre>
endrule
rule doitdifferently;
   case (rw_incr.wget()) matches
     { tagged Invalid } : noAction;
     { tagged Valid .di} : value <= value + di;
   endcase
endrule
method Action increment (int di);
   rw_incr.wset (di);
endmethod
```

#### 2.4.4 Wire

The Wire interface and module are similar to RWire, but the valid bit is hidden from the user and the validity of the read is considered an implicit condition. The Wire interface works like the Reg interface, so mentioning the name of the wire gets (reads) its contents whenever they're valid, and using <= writes the wire. Wire is an RWire that is designed to be interchangeable with Reg. You can replace a Reg with a Wire without changing the syntax.

# **Interfaces and Methods**

typedef Reg#(element\_type) Wire#(type element\_type);

Wire Interface				
Method			Arguments	
Name Type Description Name Description		Description		
_write	Action	writes a value x1	x1	data to be written
_read	a_type	returns the value of the		
		wire		

#### Modules

The mkWire and mkUnsafeWire modules are provided to create a Wire. The only difference between the two modules are the scheduling annotations. The mkWire version requires that the the write and the read be in different rules.

mkWire	Creates a Wire. Validity of the output is automatically checked as
	an implicit condition of the read method. The write and the read
	methods must be in different rules.
	<pre>module mkWire(Wire#(element_type))     provisos (Bits#(element_type, element_width));</pre>

mkUnsafeWire	Creates a Wire. Validity of the output is automatically checked as an implicit condition of the read method. The write and the read methods can be in the same rule.
	<pre>module mkUnsafeWire(Wire#(element_type))    provisos (Bits#(element_type, element_width));</pre>

Scheduling Annotations		
mkWire		
	_read	_write
_read	CF	SAR
_write	SBR	С

Scheduling Annotations		
mkUnsafeWire		
	_read	_write
_read	CF	SA
_write	SB	С

## Examples

```
module mkCounter_v2 (Counter);
  Reg#(int) value2 <- mkReg(0);
  Wire#(int) w_incr <- mkWire();

rule r_incr;
  value2 <= value2 + w_incr;
  endrule

method int read();
  return value2;
  endmethod

method Action increment (int di);
  w_incr <= di;
  endmethod
endmodule</pre>
```

#### 2.4.5 BypassWire

BypassWire is an implementation of the Wire interface where the \_write method is an always\_enabled method. The compiler will issue a warning if the method does not appear to be called every clock cycle. The advantage of this tradeoff is that the \_read method of this interface does not carry any implicit condition (so it can satisfy a no\_implicit\_conditions assertion or an always\_ready method).

mkBypassWire	Creates a BypassWire. The write method is always_enabled.
	<pre>module mkBypassWire(Wire#(element_type))    provisos (Bits#(element_type, element_width));</pre>

Scheduling Annotations		
mkBypassWire		
	_read	_write
_read	CF	SAR
_write	SBR	С

#### Examples

```
module mkCounter_v2 (Counter);
  Reg#(int) value2 <- mkReg(0);
  Wire#(int) w_incr <- mkBypassWire();

rule r_incr;
  value2 <= value2 + w_incr;
  endrule

method int read();
  return value2;
  endmethod

method Action increment (int di);
  w_incr <= di;
  endmethod
endmodule</pre>
```

#### 2.4.6 **DWire**

DWire is an implementation of the Wire interface where the <code>\_read</code> method is an <code>always\_ready</code> method and thus has no implicit conditions. Unlike the BypassWire however, the <code>\_write</code> method need not be always enabled. On cycles when a DWire is written to, the <code>\_read</code> method returns that value. On cycles when no value is written, the <code>\_read</code> method instead returns a default value that is specified as an argument during instantiation.

There are two modules to create a DWire; the only difference being the scheduling annotations. A write is always scheduled before a read, however the mkDWire module requires that the write and read be in different rules.

mkDWire	Creates a DWire. The read method is always_ready.	
	<pre>module mkDWire#(a_type defaultval)(Wire#(element_type))    provisos (Bits#(element_type, element_width));</pre>	

mkUnsafeDWire	Creates a DWire. The read method is always_ready.	
	<pre>module mkUnsafeDWire#(a_type defaultval)(Wire#(element_type))     provisos (Bits#(element_type, element_width));</pre>	

Scheduling Annotations		
mkDWire		
	_read	_write
_read	CF	SAR
_write	SBR	С

Scheduling Annotations		
${ m mkUnsafeDWire}$		
	_read	_write
_read	CF	SA
_write	SB	С

## Examples

```
module mkCounter_v2 (Counter);
  Reg#(int) value2 <- mkReg(0);
  Wire#(int) w_incr <- mkDWire (0);

rule r_incr;
  value2 <= value2 + w_incr;
  endrule

method int read();
  return value2;
  endmethod

method Action increment (int di);
  w_incr <= di;
  endmethod
endmodule</pre>
```

#### 2.4.7 PulseWire

## **Interfaces and Methods**

The PulseWire interface is an RWire without any data. It is useful within rules and action methods to signal other methods or rules in the same clock cycle. Note that because the read method is called <code>\_read</code>, the register shorthand can be used to get its value without mentioning the method <code>\_read</code> (it is implicitly added).

PulseWire Interface		
Name Type Description		
send	Action	sends a signal down the wire
_read Bool returns the valid signal		

```
interface PulseWire;
  method Action send();
  method Bool _read();
endinterface
```

# Modules

Four modules are provided to create a PulseWire, the only difference being the scheduling annotations. In the OR versions the send method does not conflict with itself. Calling the send method for a mkPulseWire from 2 rules causes the two rules to conflict while in the mkPulseWireOR there is no conflict. In other words, the mkPulseWireOR acts a logical "OR". The Unsafe versions allow the send and \_read methods to be in the same rule.

mkPulseWire	The writing to this type of wire is used in rules and action methods to send a single bit to signal other methods or rules in the same clock cycle.
	<pre>module mkPulseWire(PulseWire);</pre>
mkPulseWireOR	Returns a PulseWire which acts like a logical "Or". The send method of the same wire can be used in two different rules without conflict.
	<pre>module mkPulseWireOR(PulseWire);</pre>
mkUnsafePulseWire	The writing to this type of wire is used in rules and action methods to send a single bit to signal other methods or rules in the same clock cycle. The send and _read methods can be in the same rule.
	<pre>module mkUnsafePulseWire(PulseWire);</pre>
mkUnsafePulseWireOR	Returns a PulseWire which acts like a logical "Or". The send method of the same wire can be used in two different rules without conflict. The send and _read methods can be in the same rule.
	<pre>module mkUnsafePulseWireOR(PulseWire);</pre>

Scheduling Annotations			
mkPulseWire			
	_read	send	
_read	CF	SAR	
send	SBR	С	

Scheduling Annotations		
${ m mkUnsafePulseWire}$		
	_read	send
_read	CF	SA
send	SB	С

Scheduling Annotations		
mkPulseWireOR		
	_read	send
_read	CF	SAR
send	SBR	SBR

Scheduling Annotations		
${\it mkUnsafePulseWireOR}$		
	_read	send
_read	CF	SA
send	SB	SBR

# Counter Example - Using Reg and PulseWire

```
interface Counter#(type size_t);
  method Bit#(size_t) read();
  method Action load(Bit#(size_t) newval);
  method Action increment();
```

```
method Action decrement();
endinterface
module mkCounter(Counter#(size_t));
   PulseWire increment_called <- mkPulseWire(); // define the PulseWires used
   PulseWire decrement_called <- mkPulseWire(); // to signal other methods or rules
   // whether rules fire is based on values of PulseWires
   rule do_increment(increment_called && !decrement_called);
       value <= value + 1;</pre>
   endrule
   rule do_decrement(!increment_called && decrement_called);
       value <= value - 1;</pre>
   endrule
   method Bit#(size_t) read();
                                             // read the register
       return value;
   endmethod
   method Action load(Bit#(size_t) newval);  // load the register
       value <= newval:</pre>
                                             // with a new value
   endmethod
   method Action increment();
                                             // sends the signal on the
       increment_called.send();
                                             // PulseWire increment_called
   endmethod
   method Action decrement();
                                             / sends the signal on the
       decrement_called.send();
                                             // PulseWire decrement_called
   endmethod
endmodule
```

## 2.4.8 ReadOnly

ReadOnly is an interface which provides a value. The \_read shorthand can be used to read the value.

#### Interfaces and Methods

ReadOnly Interface			
Method			
Name Type Description			
_read a_type Reads the data			

```
interface ReadOnly #( type a_type ) ;
  method a_type _read() ;
endinterface
```

#### **Functions**

regToReadOnly	Converts a Reg interface into a ReadOnly interface. Useful for giving as the argument to higher-order vector and list functions.	
	<pre>function ReadOnly#(a_type) regToReadOnly(Reg#(a_type) regIfc);</pre>	

pulseWireToReadOnly	Converts a PulseWire interface into a ReadOnly interface.		
	function ReadOnly#(Bool) pulseWireToReadOnly(PulseWire ifc)		

readReadOnly	Takes a ReadOnly interface and returns a value.		
	<pre>function a_type readReadOnly(ReadOnly#(a_type) r);</pre>		

## Examples

```
interface AHBSlaveIFC;
  interface AHBSlave
                                   bus;
  interface Put#(AHBResponse)
                                   response;
  interface ReadOnly#(AHBRequest) request;
endinterface
  interface ReadOnly request;
     method AHBRequest _read;
        let ctrl = AhbCtrl {command: write_wire,
                             size:
                                       size_wire,
                             burst:
                                       burst_wire,
                             transfer: transfer_wire,
                             prot:
                                       prot_wire,
                             addr:
                                       addr_wire};
        let value = AHBRequest {ctrl: ctrl, data: wdata_wire};
        return value;
     endmethod
  endinterface
```

## 2.4.9 WriteOnly

WriteOnly is an interface which writes a value. The \_write shorthand is used to write the value.

# Interfaces and Methods

WriteOnly Interface				
Method			Arguments	
Name	Гуре	Description	Name	Description
_write /	Action	Writes the data	x Value to be written, of datatype a_type.	

```
interface WriteOnly #( type a_type ) ;
  method Action _write (a_type x) ;
endinterface
```

#### **Examples**

```
interface WriteOnly#(type a);
  method Action _write(a v);
endinterface
// module with an always-enabled port to tie to a default value
   import "BVI" AlwaysWrite =
      module mkAlwaysWrite(WriteOnly#(a)) provisos(Bits#(a,sa));
       no_reset;
       parameter width = valueof(sa);
       method _write(D_IN) enable((*inhigh*)EN);
        schedule _write C _write;
   endmodule
  module mkDefaultValue1();
      WriteOnly#(UInt#(7)) d1 <- mkAlwaysWrite(clocked_by primMakeDisabledClock);</pre>
      rule handle_d1;
          d1 <= 5;
      endrule
  endmodule
```

# 2.5 Miscellaneous Functions

# 2.5.1 Compile-time Messages

error	Generate a compile-time error message, $\mathfrak{s}$ , and halt compilation.
	<pre>function a_type error(String s);</pre>

warning	When applied to a value v of type a, generate a compile-time warning message, s, and continue compilation, returning v.
	<pre>function a_type warning(String s, a_type v);</pre>

message	When applied to a value v of type a, generate a compile-time in-
	formative message, $s$ , and continue compilation, returning $v$ .
	<pre>function a_type message(String s, a_type v);</pre>

errorM	Generate a compile-time error message, s, and halt compilation in a monad.
	<pre>function m#(void) errorM(String s)  provisos (Monad#(m));</pre>

warningM	Generate a compilation warning in a monad.
	<pre>function m#(void) warningM(String s)  provisos (Monad#(m));</pre>

messageM	Generate a compilation message in a monad.
	<pre>function m#(void) messageM(String s)   provisos (Monad#(m));</pre>

# 2.5.2 Arithmetic Functions

max	Returns the maximum of two values, x and y.
	<pre>function a_type max(a_type x, a_type y)   provisos (Ord#(a_type));</pre>

min	Returns the minimum of two values, x and y.
	<pre>function a_type min(a_type x, a_type y)   provisos (Ord#(a_type));</pre>

abs	Returns the absolute value of x.
	<pre>function a_type abs(a_type x)   provisos (Arith#(a_type), Ord#(a_type));</pre>

signedMul	Performs full precision multiplication on two Int#(n) operands of
	different sizes.
	<pre>function Int#(m) signedMul(Int#(n) x, Int#(k) y)   provisos (Add#(n,k,m));</pre>

unsignedMul	Performs full precision multiplication on two unsigned UInt#(n)
	operands of different sizes.
	<pre>function UInt#(m) unsignedMul(UInt#(n) x, UInt#(k) y)   provisos (Add#(n,k,m));</pre>

signedQuot	Performs full precision division on two Int#(n) operands of different sizes.
	<pre>function Int#(m) signedQuot(Int#(n) x, Int#(k) y);</pre>

unsignedQuot	Performs full precision division on two unsigned UInt#(n) operands of different sizes.
	<pre>function UInt#(m) unsignedQuot(UInt#(n) x, UInt#(k) y);</pre>

# 2.5.3 Operations on Functions

Higher order functions are functions which take functions as arguments and/or return functions as results. These are often useful with list and vector functions.

compose	Creates a new function, c, made up of functions, f and g. That is,
	c(a) = f(g(a))
	<pre>function (function c_type (a_type x0))   compose(function c_type f(b_type x1),</pre>

composeM	Creates a new monadic function, m#(c), made up of functions, f
	and g. That is, c(a) = f(g(a))
	<pre>function (function m#(c_type) (a_type x0))     composeM(function m#(c_type) f(b_type x1),</pre>

id	Identity function, returns x when given x. This function is useful
	when the argument requires a function which doesn't do anything.
	<pre>function a_type id(a_type x);</pre>

constFn	Constant function, returns x.
	<pre>function a_type constFn(a_type x, b_type y);</pre>

flip	Flips the arguments x and y, returning a new function.
	<pre>function (function c_type new (b_type y, a_type x))     flip (function c_type old (a_type x, b_type y));</pre>

curry	This function converts a function on a pair (Tuple2) of arguments into a function which takes the arguments separately. The phrase to f(t1 x, t2 y) is the function returned by curry
	<pre>function (function t0 f(t1 x, t2 y))     curry (function t0 g(Tuple2#(t1, t2) x));</pre>

uncurry	This function does the reverse of curry; it converts a function of
	two arguments into a function which takes a single argument, a
	pair (Tuple2).
	<pre>function (function t0 g(Tuple2#(t1, t2) x))     uncurry (function t0 f(t1 x, t2 y));</pre>

## Examples

```
//using constFn to set the initial values of the registers in a list
  List#(Reg#(Resource)) items <- mapM( constFn(mkReg(initRes)),upto(1,numAdd) );

return(pack(map(compose(headO,toList),state)));

xs <- mapM(constFn(mkReg(False)),genList);</pre>
```

#### 2.5.4 Bit Functions

The following functions operate on Bit#(n) variables.

parity	Returns the parity of the bit argument v. Example: parity(5'b1)
	= 1, parity(5'b3) = 0;
	<pre>function Bit#(1) parity(Bit#(n) v);</pre>

reverseBits	Reverses the order of the bits in the argument x.
	<pre>function Bit#(n) reverseBits(Bit#(n) x);</pre>

countOnes	Returns the count of the number of 1's in the bit vector bin.
	<pre>function UInt#(lgn1) countOnes ( Bit#(n) bin )   provisos (Add#(1, n, n1), Log#(n1, lgn1),</pre>

countZerosMSB	For the bit vector bin, count the number of 0s until the first 1, starting from the most significant bit (MSB).
	<pre>function UInt#(lgn1) countZerosMSB ( Bit#(n) bin )   provisos (Add#(1, n, n1), Log#(n1, lgn1) );</pre>

```
For the bit vector bin, count the number of 0s until the first 1, starting from the least significant bit (LSB).

function UInt#(lgn1) countZerosLSB ( Bit#(n) bin ) provisos (Add#(1, n, n1), Log#(n1, lgn1) );
```

truncateLSB	Truncates a Bit#(m) to a Bit#(n) by dropping bits starting with the LSB.
	<pre>function Bit#(n) truncateLSB(Bit#(m) x)   provisos(Add#(n,k,m));</pre>

## Examples

```
Bit#(6) f6 = truncateLSB(f);
let cmem=countZerosLSB(cfg.memoryAllocate);
let n = countOnes(neighbors);
```

#### 2.5.5 Integer Functions

The following functions can only be used for static elaboration.

gcd	Calculate the greatest common divisor of two Integers.
	<pre>function Integer gcd(Integer a, Integer b);</pre>

lcm	Calculate the least common multiple of two Integers.
	<pre>function Integer lcm(Integer a, Integer b);</pre>

## 2.5.6 Control Flow Function

while	Repeat a function while a predicate holds.
	<pre>function a_type while(function Bool pred(a_type x1),</pre>

when	Adds an implicit condition onto an expression.
	<pre>function a when(Bool condition, a arg);</pre>

# Example - adding the implicit condition readCount==0 to the action

# 2.6 Environment Values

The Environment section of the Prelude contains some value definitions that remain static within a compilation, but may vary between compilations.

Test whether the compiler is generating C.

genC	Returns True if the compiler is generating C.
	<pre>function Bool genC();</pre>

Test whether the compiler is generating Verilog.

genVerilog	Returns True if the compiler is generating Verilog.
	<pre>function Bool genVerilog();</pre>

# Examples

```
if (genVerilog)
return (t + fromInteger(adj));
```

The following two variables provide access to the names of the package being compiled and the module being synthesized as strings.

genPackageName	Returns a String containing the name of the package being compiled.
	function String genPackageName;

genModuleName	Returns a String containing the name of the module being synthesized.
	function String genModuleName;

Return the version of the compiler.

compilerVersion	Returns a String containing the compiler version. This is the same
	string used with the -v flag.
	String compilerVersion;

# Example:

```
The statement:
    $\display("compiler version = \%s", compilerVersion);
produces this output:
    compiler version = version 3.8.56 (build 7084, 2005-07-22)
```

Return the build number of the version of the compiler.

buildVersion	Returns a Bit#(32) containing the build number portion of the
	compiler version.
	Bit#(32) buildVersion;

#### Example:

```
The statement:
    $\display(\text{"The build version of the compiler is %d\text{", buildVersion)};}$
produces this output:
    \text{"The build version of the compiler is 12345\text{"}}
```

Get the current date and time.

date	Returns a String containing the date.
	String date;

## Example:

```
The statement:
    $\display("\date = \%s", \date);
produces this output:
    "date = Mon Feb 6 08:39:59 EST 2006"
```

Returns the number of seconds from the epoch (1970-01-01 00:00:00) to now.

epochTime	Returns a Bit#(32) containing the number of seconds since the
	epoch, which is defined as 1970-01-01 00:00:00.
	Bit#(32) epochTime;

# Example:

```
The statement:
    $\display(\"Current epoch is \"d\", epochTime);
produces this output:
    \"Current epoch is 1235481642\"
```

## 2.7 Compile-time IO

These functions control file IO during elaboration. The functions are expressed as modules and can only be used as statements inside a module...endmodule block.

The type Handle is a primitive type for a file handle. The value is returned when you open a file and is used to specify the file by the other functions.

The flag -fdir, described in the *User Guide*, can be used to specify where relative file paths should be based from.

The type IOMode is an enumerated type with three values: ReadMode, WriteMode, and AppendMode:

```
typedef enum { ReadMode, WriteMode, AppendMode } IOMode;
```

When opening a file you specify the mode (IOMode) and the filename. Opening a file in write mode creates a new file; in append mode it adds to an existing file.

openFile	Opens a file and returns the type Handle.
	<pre>module openFile #(String filename, IOMode mode) (Handle);</pre>

The function hClose explicitly closes the file with the specified handle. The compiler will close any handles that are still open at the end of elaboration, or upon exiting with an error, but you shouldn't rely on this. Buffered files will be flushed when the file is closed.

hClose	Closes the file with the specified handle.
	module hClose #(Handle hdl) ();

The following functions provide query functions for handles.

hIsEOF	Returns a Bool indicating if the end of file has been reached for the specified handle.
	function Bool hIsEOF (Handle hdl);

hIsOpen	Returns true if the the handle hdl is open.
	function Bool hIsOpen (Handle hdl);

hIsClosed	Returns true if the handle hdl is closed.
	function Bool hIsClosed (Handle hdl);

hIsReadable	Returns true if the handle has been opened in Readable mode and can be read from.
	function Bool hIsReadable (Handle hdl);

hIsWriteable	Returns true if handle has been opened in Writeable mode and can be written to.
	function Bool hIsWriteable (Handle hdl);

The default buffering of files is determined by your system. If the system is buffering, you may not see any output until the handle is flushed or closed. You can override this by setting the buffering policy of the handle, so that writes are not buffered, or are line buffered. The file handle functions hFlush, hGetBuffering, and hSetBuffering allow you to control buffering.

At the end of elaboration, or upon exiting with an error, the compiler closes any file handles that were not otherwised closed. Any buffered files will be flushed at this point.

The data type BufferMode indicates the type of buffering.

```
typedef union tagged {
  void NoBuffering;
  void LineBuffering;
  Maybe#(Integer) BlockBuffering;
} BufferMode;
```

hFlush	Explicitly flushes the buffer with the specified handle.
	function Action hFlush(Handle hdl);

hGetBuffering	Returns the buffering policy of the file with the specified handle.
	<pre>function ActionValue#(BufferMode) hGetBuffering(Handle hdl);</pre>

hSetBuffering	Sets the buffering mode for the file with the specified handle if the file system supports it.
	<pre>function Action hSetBuffering(Handle hdl, BufferMode mode);</pre>

The functions hPutStr and hPutStrLn write strings to a file. The function hPutStrLn adds a newline to the end of the string.

hPutStr	Writes the string to the file with the specified handle.
	module hPutStr #(Handle hdl, String str) ();

hPutStrLn	Writes the string to the file with the specified handle and appends a
	newline to the end of the string.
	module hPutStr #(Handle hdl, String str) ();

hPutChar	Writes the character to the file with the specified handle.
	module hPutChar #(Handle hdl, Char c) ();

hGetChar	Reads the character from the file with the specified handle.		
	module hGetChar #(Handle hdl) (Char);		

hGetLine	Reads a line from the file with the specified handle.		
	<pre>module hGetLine #(Handle hdl) (String);</pre>		

Example: Creates a file named sysBasicWrite.log containing the line "Hello World".

```
String fname = "sysBasicWrite.log";

module sysBasicWrite ();
   Handle hdl <- openFile(fname, WriteMode);
   hPutStr(hdl, "Hello");
   hClose(hdl);
   mkSub;
endmodule

module mkSub ();
   Handle hdl <- openFile(fname, AppendMode);
   hPutStrLn(hdl, " World");
   hClose(hdl);
endmodule</pre>
```

# 3 Standard Libraries

Section 2 defined the standard Prelude package, which is automatically imported into every package. This section describes BSV's collection of standard libraries. To use any of these libraries in a package you must explicitly import the library package using an import clause.

# 3.1 Storage Structures

#### 3.1.1 Register File

#### Package

```
import RegFile :: * ;
```

#### Description

This package provides 5-read-port 1-write-port register array modules.

Note: In a design that uses RegFiles, some of the read ports may remain unused. This may generate a warning in various downstream tool. Downstream tools should be instructed to optimize away the unused ports.

#### **Interfaces and Methods**

The RegFile package defines one interface, RegFile. The RegFile interface provides two methods, upd and sub. The upd method is an Action method used to modify (or update) the value of an element in the register file. The sub method (from "sub"script) is a Value method which reads and returns the value of an element in the register file. The value returned is of a datatype data\_t.

Interface Name	Parameter name	Parameter Description	Restrictions
RegFile	$index\_type$	datatype of the index	must be in the Bits class
	$data\_t$	datatype of the element values	must be in the Bits class

```
interface RegFile #(type index_t, type data_t);
   method Action upd(index_t addr, data_t d);
   method data_t sub(index_t addr);
endinterface: RegFile
```

Method		Arguments		
Name	Type	Description	Name	Description
upd	Action	Change or update an el-	addr	index of the element to be
		ement within the register		changed, with a datatype of
		file.		index_t
			d	new value to be stored, with a
				datatype of data_t
sub	data_t	Read an element from	addr	index of the element, with a
		the register file and re-		datatype of index_t
		turn it.		

#### Modules

The RegFile package provides three modules: mkRegFile creates a RegFile with registers allocated from the lo\_index to the hi\_index; mkRegFileFull creates a RegFile from the minimum index to the maximum index; and mkRegFileWCF creates a RegFile from lo\_index to hi\_index for which

the reads and the write are scheduled conflict-free. There is a second set of these modules, the RegFileLoad variants, which take as an argument a file containing the initial contents of the array.

```
Create a RegFile with registers allocated from lo_index to hi_index.
mkRegFile
                    lo_index and hi_index are of the index_t datatype and the elements
                    are of the data_t datatype.
                    module mkRegFile#( index_t lo_index, index_t hi_index )
                                       ( RegFile#(index_t, data_t) )
                      provisos (Bits#(index_t, size_index),
                                 Bits#(data_t, size_data));
mkRegFileFull
                    Create a RegFile from min to max index where the index is of a datatype
                    index_t and the elements are of datatype data_t. The min and max are
                    specified by the Bounded typeclass instance (0 to N-1 for N-bit numbers).
                    module mkRegFileFull#( RegFile#(index_t, data_t) )
                      provisos (Bits#(index_t, size_index),
                                 Bits#(data_t, size_data)
                                 Bounded#(index_t) );
mkRegFileWCF
                    Create a RegFile from lo_index to hi_index for which the reads and the
                    write are scheduled conflict-free. For the implications of this scheduling,
                    see the documentation for ConfigReg (Section 3.1.2).
                    module mkRegFileWCF#( index_t lo_index, index_t hi_index )
                                          ( RegFile#(index_t, data_t) )
                      provisos (Bits#(index_t, size_index),
                                 Bits#(data_t, size_data));
```

The RegFileLoad variants provide the same functionality as RegFile, but each constructor function takes an additional file name argument. The file contains the initial contents of the array using the Verilog hex memory file syntax, which allows white spaces (including new lines, tabs, underscores, and form-feeds), comments, binary and hexadecimal numbers. Length and base format must not be specified for the numbers.

The generated Verilog for file load variants contains \$readmemb and \$readmemh constructs. These statements, as well as initial blocks generally, are considered simulation-only constructs because they are not supported consistently across synthesis tools. Therefore, in the generated Verilog the initial blocks are protected with a translate\_off directive. When using a synthesis tool which supports these constructs you can remove the directives to allow the tool to processes the \$readmemh and \$readmemb tasks during synthesis.

```
mkRegFileLoad

Create a RegFile using the file to provide the initial contents of the array.

module mkRegFileLoad#

( String file, index_t lo_index, index_t hi_index)

( RegFile#(index_t, data_t) )

provisos (Bits#(index_t, size_index),

Bits#(data_t, size_data));
```

```
mkRegFileFullLoad
                    Create a RegFile from min to max index using the file to provide the initial
                    contents of the array. The min and max are specified by the Bounded
                    typeclass instance (0 to N-1 for N-bit numbers).
                    module mkRegFileFullLoad#( String file)
                                                ( RegFile#(index_t, data_t))
                       provisos (Bits#(index_t, size_index),
                                  Bits#(data_t, size_data),
                                  Bounded#(index_t) );
mkRegFileWCFLoad
                    Create a RegFile from lo_index to hi_index for which the reads and
                    the write are scheduled conflict-free (see Section 3.1.2), using the file to
                    provide the initial contents of the array.
                    module mkRegFileWCFLoad#
                                 ( String file, index_t lo_index, index_t hi_index)
                                 ( RegFile#(index_t, data_t) )
                       provisos (Bits#(index_t, size_index),
                                  Bits#(data_t, size_data));
```

#### Examples

Use mkRegFileLoad to create Register files and then read the values.

```
Reg#(Cntr) count <- mkReg(0);

// Create Register files to use as inputs in a testbench
RegFile#(Cntr, Fp64) vecA <- mkRegFileLoad("vec.a.txt", 0, 9);
RegFile#(Cntr, Fp64) vecB <- mkRegFileLoad("vec.b.txt", 0, 9);

//read the values from the Register files
rule drivein (count < 10);
    Fp64 a = vecA.sub(count);
    Fp64 b = vecB.sub(count);
    uut.start(a, b);
    count <= count + 1;
endrule</pre>
```

## Verilog Modules

RegFile modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name	Defined in File
mkRegFile	RegFile	RegFile.v
mkRegFileFull		
mkRegFileWCF		
mkRegFileLoad	RegFileLoad	RegFileLoad.v
mkRegFileFullLoad		
mkRegFileWCFLoad		

#### 3.1.2 ConfigReg

#### Package

```
import ConfigReg :: * ;
```

#### Description

The ConfigReg package provides a way to create registers where each update clobbers the current value, but the precise timing of updates is not important. These registers are identical to the mkReg registers except that their scheduling annotations allows reads and writes to occur in either order during rule execution.

Rules which fire during the clock cycle where the register is written read a stale value (that is the value from the beginning of the clock cycle) regardless of firing order and writes which have occurred during the clock cycle. Thus if rule r1 writes to a ConfigReg cr and rule r2 reads cr later in the same cycle, the old or stale value of cr is read, not the value written in r1. If a standard register is used instead, rule r2's execution will be blocked by r1's execution or the scheduler may create a different rule execution order.

The hardware implementation is identical for the more common registers (mkReg, mkRegU and mkRegA), and the module constructors parallel these as well.

#### Interfaces

The ConfigReg interface is an alias of the Reg interface (section 2.4.1). typedef Reg#(a\_type) ConfigReg #(type a\_type);

#### Modules

The ConfigReg package provides three modules; mkConfigReg creates a register with a given reset value and synchronous reset logic, mkConfigRegU creates a register without any reset, and mkConfigRegA creates a register with a given reset value and asynchronous reset logic.

mkConfigReg	Make a register with a given reset value. Reset logic is synchronous  module mkConfigReg#(a_type resetval)(Reg#(a_type)) provisos (Bits#(a_type, sizea));
mkConfigRegU	Make a register without any reset; initial simulation value is alternating 01 bits.  module mkConfigRegU(Reg#(a_type)) provisos (Bits#(a_type, sizea));
mkConfigRegA	Make a register with a given reset value. Reset logic is asynchronous.  module mkConfigRegA#(a_type, resetval)(Reg#(a_type)) provisos (Bits#(a_type, sizea));

Scheduling Annotations			
mkConfigReg, mkConfigRegU, mkConfigRegA			
read write			
read	CF	CF	
write	CF	SBR	

#### 3.1.3 DReg

#### **Package**

```
import DReg :: *;
```

## Description

The DReg package allows a designer to create registers which store a written value for only a single clock cycle. The value written to a DReg is available to read one cycle after the write. If more than one cycle has passed since the register has been written however, the value provided by the register is instead a default value (that is specified during module instantiation). These registers are useful when wanting to send pulse values that are only asserted for a single clock cycle. The DReg is the register equivalent of a DWire 2.4.6.

#### Modules

The DReg package provides three modules; mkDReg creates a register with a given reset/default value and synchronous reset logic, mkDRegU creates a register without any reset (but which still takes a default value as an argument), and mkDRegA creates a register with a given reset/default value and asynchronous reset logic.

mkDReg	Make a register with a given reset/default value. Reset logic is synchronous  module mkDReg#(a_type dflt_rst_val)(Reg#(a_type)) provisos (Bits#(a_type, sizea));	
mkDRegU	Make a register without any reset but with a specified default; initial simulation value is alternating 01 bits.  module mkDRegU#(a_type dflt_val)(Reg#(a_type)) provisos (Bits#(a_type, sizea));	
mkDRegA	Make a register with a given reset/default value. Reset logic is asynchronous.  module mkDRegA#(a_type, dflt_rst_val)(Reg#(a_type)) provisos (Bits#(a_type, sizea));	

Scheduling Annotations			
mkDReg, mkDRegU, mkDRegA			
	read	write	
read	CF	SB	
write	SA	SBR	

#### 3.1.4 RevertingVirtualReg

# Package

```
import RevertingVirtualReg :: *;
```

## Description

The RevertingVirtualReg package allows a designer to force a schedule when scheduling attributes cannot be used. Since scheduling attributes cannot be put on methods, this allows a designer to control the schedule between two methods, or between a method and a rule by adding a virtual register between the two. The module RevertingVirtualReg creates a virtual register; no actual state elements are generated.

#### Modules

The RevertingVirtualReg package provides the module mkRevertingVirtualReg. The properties of the module are:

- it schedules exactly like an ordinary register;
- it reverts to its reset value at the end of each clock cycle.

These imply that all allowed reads will return the reset value (since they precede any writes in the cycle); thus the module neither needs nor instantiates any actual state element.

mkRevertingVirtualReg	Creates a virtual register reverting to the reset value at the end of each clock cycle.
	<pre>module mkRevertingVirtualReg#(a_type rst)(Reg#(a_type)) provisos (Bits#(a_type, sizea));</pre>

Scheduling Annotations			
mkRevertingVirtualReg			
	read	write	
read	CF	SB	
write	SA	SBR	

Example Use mkRevertingVirtualReg to create the execution order of the\_rule followed by the\_method

```
Reg#(Bool) virtualReg <- mkRevertingVirtualReg(True);
rule the_rule (virtualReg); // reads virtualReg
    ...
endrule

method Action the_method;
    virtualReg <= False; // writes virtualReg
    ...
endmethod</pre>
```

In a given cycle, reads always precede writes for a register. Therefore the reading of virtualReg by the\_rule will precede the writing of virtualReg in the\_method. The execution order will be the\_rule followed by the\_method.

#### 3.1.5 BRAM

#### **Package**

import BRAM :: \* ;

## Description

The BRAM package provides types, interfaces, and modules to support FPGA BlockRams. The BRAM modules include FIFO wrappers to provide implicit conditions for proper flow control for the BRAM latency. Specific tools may determine whether modules are mapped to appropriate BRAM cells during synthesis.

The low-level modules that implement BRAM without implicit conditions are available in the BRAMCore package, Section 3.1.6. Most designs should use the BRAM package, BRAMCore should only be used if you need access to low-level core BRAM modules without implicit conditions.

### Types and type classes

**BRAM\_Configure** The BRAM\_Configure structure specifies the underlying modules and their attributes for instantiation. Default values for the BRAM are defined with the DefaultValue instance and can easily be modified.

	BRAM_Configure Structure			
Field	Type	Description	Allowed or	
			Recommended Values	
memorySize	Integer	Number of words in the BRAM		
latency	Integer	Number of stages in the read	1 (address is registered)	
			2 (address and data are	
			registered)	
loadFormat	LoadFormat	Describes the load file	None	
			tagged Hex $filename$	
			$oxed{tagged}$ Binary $\mathit{filename}$	
outFIFODepth	Integer	The depth of the BypassFIFO af-	latency+2	
		ter the BRAM for the BRAMServer		
		module		
allowWriteRe	sponseBypass			
	Bool	Determines if write responses can di-		
		rectly be enqueued in the output fifo		
		(latency = 0 for write).		

The size of the BRAM is determined by the memorySize field given in number of words. The width of a word is determined by the polymorphic type data specified in the BRAM interface. If the memorySize field is 0, then memory size  $= 2^n$ , where n is the number of address bits determined from the address type.

The latency field has two valid values; 1 indicates that the address on the read is registered, 2 indicates that both the address on the read input and the data on the read output are registered. When latency = 2, the components in the dotted box in Figure 1 are included.

The outFIFODepth is used to determine the depth of the Bypass FIFO after the BRAM in the mkBRAMServer module. This value should be latency + 2 to allow full pipeline behavior.

The allowWriteResponseBypass field, when True, specifies that the write response is issued on the same cycle as the write request. If False, the write reponse is pipelined, which is the same behavior as the read request. When True, the schedule constraints between put and get are put SBR get. Otherwise, the annotation is get CF put (no constraint).

The LoadFormat defines the type of the load file (None, Hex or Binary). The type None is used when there is no load file. When the type is Hex or Binary, the name of the load file is provided as a String.

The default values are defined in this package using the DefaultValue instance for BRAM\_Configure. You can modify the default values by changing this instance or by modifying specific fields in your design.

Values defined in defaultValue				
Field	Type	Value	Meaning	
memorySize	Integer	0	$2^n$ , where <b>n</b> is the number of address	
			bits	
latency	Integer	1	address is registered	
outFIFODepth	Integer	3	latency + 2	
loadFormat	LoadFormat	None	no load file is used	
allowWriteResponseBypass	Bool	False	the write response is pipelined	

To modify a default configuration for your design, set the field you want to change to the new value. Example:

**BRAMRequest** The BRAM package defines 2 structures for a BRAM request: BRAMRequest, and the byte enabled version BRAMRequestBE.

BRAMRequest Structure				
Field	Field Type Description			
write	Bool	Indicates whether this operation is a write (True) or		
		a read (False).		
responseOnWrite	Bool	Indicates whether a response should be received from		
		this write command		
address	addr	Word address of the read or write		
datain	data	Data to be written. This field is ignored for reads.		

**BRAMRequestBE** The structure BRAMRequestBE allows for the byte enable signal.

BRAMRequestBE Structure			
Field Type Description			
writeen	Bit#(n)	Bit#(n)   Byte-enable indicating whether this operation is a	
write $(n != 0)$ or a read $(n = 0)$ .			
responseOnWrite	Bool	Indicates whether a response should be received from	
this write command			
address	addr	Word address of the read or write	
datain	data	Data to be written. This field is ignored for reads.	

## **Interfaces and Methods**

The interfaces for the BRAM are built on the Server interface defined in the ClientServer package, Section 3.7.3. Some type aliases specific to the BRAM are defined here.

BRAM Server and Client interface types :

```
typedef Server#(BRAMRequest#(addr, data), data) BRAMServer#(type addr, type data);
typedef Client#(BRAMRequest#(addr, data), data) BRAMClient#(type addr, type data);
```

Byte-enabled BRAM Server and Client interface types:

The BRAM package defines 1 and 2 port interfaces, with write-enabled and byte-enabled versions. Each BRAM port interface contains a BRAMServer#(addr, data) subinterface and a clear action, which clears the output FIFO of any pending requests. The data in the BRAM is not cleared.

BRAM1Port Interface			
1 Port BRAM Interface			
Name Type Description			
portA BRAMServer#(addr, data) Server subinterface			
portAClear	Action	Method to clear the portA output FIFO	

```
interface BRAM1Port#(type addr, type data);
  interface BRAMServer#(addr, data) portA;
  method Action portAClear;
endinterface: BRAM1Port
```

BRAM1PortBE Interface			
Byte enabled 1 port BRAM Interface			
Name	Tame Type Description		
portA BRAMServerBE#(addr, data, n) Byte-enabled server subinterface			
portAClear	Action	Method to clear the portA output FIFO	

```
interface BRAM1PortBE#(type addr, type data, numeric type n);
  interface BRAMServerBE#(addr, data, n) portA;
  method Action portAClear;
endinterface: BRAM1PortBE
```

BRAM2Port Interface 2 port BRAM Interface			
Name	ne Type Description		
portA	BRAMServer#(addr, data)	Server subinterface for port A	
portB	B BRAMServer#(addr, data) Server subinterface for port B		
portAClear	Action	Method to clear the port A output FIFO	
portBClear	Action	Method to clear the port B output FIFO	

```
interface BRAM2Port#(type addr, type data);
  interface BRAMServer#(addr, data) portA;
  interface BRAMServer#(addr, data) portB;
  method Action portAClear;
  method Action portBClear;
endinterface: BRAM2Port
```

BRAM2PortBE Interface Byte enabled 2 port BRAM Interface			
Name	Name Type Description		
portA	BRAMServerBE#(addr, data, n)	Byte-enabled server subinterface for port A	
portB	BRAMServerBE#(addr, data, n)	Byte-enabled server subinterface for port B	
portAClear	Action	Method to clear the portA output FIFO	
portBClear	Action	Method to clear the portB output FIFO	

```
interface BRAM2PortBE#(type addr, type data, numeric type n);
  interface BRAMServerBE#(addr, data, n) portA;
  interface BRAMServerBE#(addr, data, n) portB;
  method Action portAClear;
  method Action portBClear;
endinterface: BRAM2PortBE
```

## Modules

The BRAM modules defined in the BRAMCore package (Section 3.1.6) are wrapped with control logic to turn the BRAM into a server, as shown in Figure 1. The BRAM Server modules include an output FIFO and logic to control its loading and to avoid overflow. A single port, single clock byte-enabled version is provided as well as 2 port and dual clock write-enabled versions.




Figure 1: 1 port of a BRAM Server

mkBRAM1Server	BRAM Server module including an output FIFO and logic to control loading and to avoid overflow.  module mkBRAM1Server #( BRAM_Configure cfg )		
mkBRAM1ServerBE	Byte-enabled BRAM Server module.  module mkBRAM1ServerBE #( BRAM_Configure cfg )		
mkBRAM2Server	2 port BRAM Server module.  module mkBRAM2Server #( BRAM_Configure cfg )		

```
mkBRAM2ServerBE
                       Byte-enabled 2 port BRAM Server module.
                       module mkBRAM2ServerBE #( BRAM_Configure cfg )
                                                 ( BRAM2PortBE #(addr, data, n) )
                          provisos(Bits#(addr, addr_sz),
                                    Bits#(data, data_sz),
                                    Div#(data_sz, n, chunk_sz),
                                    Mul#(chunk_sz, n, data_sz) );
 mkSyncBRAM2Server
                       2 port, dual clock, BRAM Server module. The portA subinterface and
                       portAClear methods are in the clkA domain; the portB subinterface
                       and portBClear methods are in the clkB domain.
                       (* no_default_clock, no_default_reset *)
                       module mkSyncBRAM2Server #( BRAM_Configure cfg,
                                                   Clock clkA, Reset rstNA,
                                                   Clock clkB, Reset rstNB
                                                   ) (BRAM2Port #(addr, data) )
                          provisos(Bits#(addr, addr_sz),
                                    Bits#(data, data_sz),
                                    DefaultValue#(data) );
 mkSyncBRAM2ServerBE
                       2 port, dual clock, byte-enabled BRAM Server module. The portA
                       subinterface and portAClear methods are in the clkA domain; the
                       portB subinterface and portBClear methods are in the clkB domain.
                       (* no_default_clock, no_default_reset *)
                       module mkSyncBRAM2ServerBE #(BRAM_Configure cfg,
                                                      Clock clkA, Reset rstNA,
                                                      Clock clkB, Reset rstNB )
                                                   (BRAM2PortBE #(addr, data, n))
                          provisos(Bits#(addr, addr_sz),
                                    Bits#(data, data_sz),
                                    Div#(data_sz, n, chunk_sz),
                                    Mul#(chunk_sz, n, data_sz) );
Example: Using a BRAM
```

```
(* synthesize *)
module sysBRAMTest();
    BRAM_Configure cfg = defaultValue;
    cfg.allowWriteResponseBypass = False;
    BRAM2Port#(Bit#(8), Bit#(8)) dut0 <- mkBRAM2Server(cfg);</pre>
    cfg.loadFormat = tagged Hex "bram2.txt";
    BRAM2Port#(Bit#(8), Bit#(8)) dut1 <- mkBRAM2Server(cfg);</pre>
   //Define StmtFSM to run tests
   Stmt test =
   (seq
       delay(10);
       . . .
       action
          dut1.portA.request.put(makeRequest(False, 8'h02, 0));
          dut1.portB.request.put(makeRequest(False, 8'h03, 0));
       endaction
       action
          $display("dut1read[0] = %x", dut1.portA.response.get);
          $display("dut1read[1] = %x", dut1.portB.response.get);
       delay(100);
    endseq);
   mkAutoFSM(test);
endmodule
3.1.6 BRAMCore
Package
```

#### Description

The BRAMCore package, along with the BRAM package (Section 3.1.5) provides types, interfaces, and modules to support FPGA BlockRAMS. Specific tools may determine whether modules are mapped to appropriate BRAM cells during synthesis.

Most designs should use the the BRAM package instead of BRAMCore, as the BRAM package provides implicit conditions provided by FIFO wrappers. The BRAMCore package should be used only if you want the low-level core BRAM modules without implicit conditions.

The BRAMCore package contains the low-level wrappers to the BRAM Verilog and Bluesim modules. Components are provided for single and dual port, byte-enabled, loadable, and dual clock versions.

## Interfaces and Methods

import BRAMCore :: \* ;

The BRAMCore package defines four variations of a BRAM interface to support single and dual port BRAMs, as well as byte-enabled BRAMs.

The BRAM\_PORT interface declares two methods; an Action method put, and a value method read.

The BRAM\_DUAL\_PORT interface is defined as two BRAM\_PORT subinterfaces, one for each port.

	BRAM_PORT Interface				
Method			Arguments		
Name	Type	Description	Name	Description	
put	Action	Read or write values	write	Write enable for the port; if True the ac-	
		in the BRAM.		tion is write, if False, the action is read.	
			address	Index of the element, with a datatype of	
				addr.	
			datain	Value to be written, with a datatype of	
				data. This value is ignored if the action	
				is read.	
read	data	Returns a value of			
		type data.			

```
(* always_ready *)
interface BRAM_PORT#(type addr, type data);
  method Action put(Bool write, addr address, data datain);
  method data    read();
endinterface: BRAM_PORT

interface BRAM_DUAL_PORT#(type addr, type data);
  interface BRAM_PORT#(addr, data) a;
  interface BRAM_PORT#(addr, data) b;
endinterface
```

## Byte-enabled Interfaces

The BRAM\_PORT\_BE and BRAM\_DUAL\_PORT\_BE interfaces are the byte-enabled versions of the BRAM interfaces. In this version, the argument writen is of type Bit#(n), where n is the number of byte-enables. Your synthesis tools and targeted technology determine the restriction of data size and byte enable size. If n = 0, the action is a read.

The BRAM\_DUAL\_PORT\_BE interface is defined as two BRAM\_PORT\_BE subinterfaces, one for each port.

	BRAM_PORT_BE Interface				
Method			Arguments		
Name	Type	Description	Name	Description	
put	Action	Read or write values	writeen	Byte-enable for the port; if n != 0 write	
		in the BRAM.		the specified bytes, if $n = 0$ read.	
			address Index of the elements to be read or writ-		
				ten, with a datatype of addr.	
			datain	Value to be written, with a datatype of	
				data. This value is ignored if the action	
				is read.	
read	data	Returns a value of			
		type data.			

```
(* always_ready *)
interface BRAM_PORT_BE#(type addr, type data, numeric type n);
  method Action put(Bit#(n) writeen, addr address, data datain);
  method data read();
endinterface: BRAM_PORT_BE

interface BRAM_DUAL_PORT_BE#(type addr, type data, numeric type n);
  interface BRAM_PORT_BE#(addr, data, n) a;
  interface BRAM_PORT_BE#(addr, data, n) b;
endinterface
```

#### Modules

The BRAMCore package provides 1 and 2 port BRAM core modules, in both write-enabled and byte-enabled versions. Note that there are no implicit conditions on the methods of these modules; if these are required consider using the modules in the BRAM package (Section 3.1.5).

The BRAMCore package requires the caller to ensure the correct cycle to capture the read data, as determined by the hasOutputRegister flag. If hasOutputRegister is True, both the read address and the read data are registered; if False, only the read address is registered.

- If the output is registered (hasOutputRegister is True), the latency is 2; the read data is available 2 cycles after the request.
- If the output is not registered (hasOutputRegister is False), the latency is 1; the read data is available 1 cycle after the request.

The other argument required is memSize, an Integer specifying the memory size in number of words of type data.

The loadable BRAM modules require two additional arguments:

- file is a String containing the name of the load file.
- binary is a Bool indicating whether the data type of the load file is binary (True) or hex (False).

mkBRAMCore1	Single port BRAM  module mkBRAMCore1#(Integer memSize, Bool hasOutputRegister) (BRAM_PORT#(addr, data)) provisos(Bits#(addr, addr_sz), Bits#(data, data_sz));
mkBRAMCore1BE	Byte-enabled, single port BRAM.  module mkBRAMCore1BE#(Integer memSize,
Loadable, single port BRAM where the initial contents at The parameter binary indicates whether the contents of binary (True) or hex (False).  module mkBRAMCore1Load#(Integer memSize, Bool hasOutputRegister, String file, Bool binary (BRAM_PORT#(addr, data)) provisos(Bits#(addr, addr_sz), Bits#(data, data))	

```
mkBRAMCore1BELoad
                      Loadable, single port, byte-enabled BRAM.
                      module mkBRAMCore1BELoad#(Integer memSize,
                                                 Bool hasOutputRegister,
                                                 String file, Bool binary)
                                                (BRAM_PORT_BE#(addr, data, n))
                         provisos(Bits#(addr, addr_sz), Bits#(data, data_sz),
                                  Div#(data_sz, n, chunk_sz),
                                  Mul#(chunk_sz, n, data_sz) );
mkBRAMCore2
                      Dual port, single clock BRAM.
                      module mkBRAMCore2#(Integer memSize,
                                          Bool hasOutputRegister )
                                          (BRAM_DUAL_PORT#(addr, data))
                         provisos(Bits#(addr, addr_sz), Bits#(data, data_sz) );
mkBRAMCore2BE
                      Byte-enabled, dual port BRAM.
                      module mkBRAMCore2BE#(Integer memSize,
                                            Bool hasOutputRegister
                                           ) (BRAM_DUAL_PORT_BE#(addr, data, n))
                         provisos(Bits#(addr, addr_sz),
                                  Bits#(data, data_sz),
                                  Div#(data_sz, n, chunk_sz),
                                  Mul#(chunk_sz, n, data_sz) );
mkSyncBRAMCore2
                      Dual port, dual clock BRAM.
                      module mkSyncBRAMCore2#(Integer memSize,
                                          Bool hasOutputRegister,
                                          Clock clkA, Reset rstNA,
                                          Clock clkB, Reset rstNB )
                                           (BRAM_DUAL_PORT#(addr, data))
                         provisos(Bits#(addr, addr_sz),Bits#(data, data_sz));
mkSyncBRAMCore2BE
                      Dual port, dual clock byte-enabled BRAM.
                      module mkSyncBRAMCore2BE#(Integer memSize,
                                                Bool hasOutputRegister,
                                                Clock clkA, Reset rstNA,
                                                 Clock clkB, Reset rstNB)
                                              (BRAM_DUAL_PORT_BE#(addr, data, n))
                         provisos(Bits#(addr, addr_sz),
                                  Bits#(data, data_sz),
                                  Div#(data_sz, n, chunk_sz),
                                  Mul#(chunk_sz, n, data_sz) );
```

```
mkBRAMCore2Load
                      Dual port, single clock, BRAM where the initial contents are in file.
                      The parameter binary indicates whether the contents of file are
                      binary (True) or hex (False).
                      module mkBRAMCore2Load#(Integer memSize,
                                                Bool hasOutputRegister,
                                                String file, Bool binary)
                                               (BRAM_DUAL_PORT#(addr, data))
                          provisos(Bits#(addr, addr_sz),Bits#(data, data_sz));
mkBRAMCore2BELoad
                       Dual port, single clock, byte-enabled BRAM where the initial contents
                      are in file. The parameter binary indicates whether the contents of
                      file are binary (True) or hex (False).
                      module mkBRAMCore2BELoad#(Integer memSize,
                                                  Bool hasOutputRegister,
                                                  String file, Bool binary )
                                            (BRAM_DUAL_PORT_BE#(addr, data, n))
                          provisos(Bits#(addr, addr_sz),
                                   Bits#(data, data_sz),
                                   Div#(data_sz, n, chunk_sz),
                                   Mul#(chunk_sz, n, data_sz) );
mkSyncBRAMCore2Load
                      Dual port, dual clock BRAM with initial contents in file.
                      module mkSyncBRAMCore2Load#(Integer memSize,
                                                Bool hasOutputRegister,
                                                Clock clkA, Reset rstNA,
                                                Clock clkB, Reset rstNB,
                                                String file, Bool binary)
                                                (BRAM_DUAL_PORT#(addr, data))
                          provisos(Bits#(addr, addr_sz), Bits#(data, data_sz));
mkSyncBRAMCore2BELoad Dual port, dual clock, byte-enabledBRAM with initial contents in
                      module mkSyncBRAMCore2BELoad#(Integer memSize,
                                                      Bool hasOutputRegister,
                                                      Clock clkA, Reset rstNA,
                                                      Clock clkB, Reset rstNB,
                                                      String file, Bool binary)
                                               (BRAM_DUAL_PORT_BE#(addr, data, n))
                          provisos(Bits#(addr, addr_sz),
                                   Bits#(data, data_sz),
                                   Div#(data_sz, n, chunk_sz),
                                   Mul#(chunk_sz, n, data_sz) );
```

### **Verilog Modules**

BRAM modules correspond to the following Verilog modules, which are found in the Bluespec Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Names
mkBRAMCore1	BRAM1.v
mkBRAMCore1Load	BRAM1Load.v
mkBRAMCore1BE	BRAM1BE.v
mkBRAMCore1BELoad	BRAM1BELoad.v
mkBRAMCore2	BRAM2.v
mkSyncBRAMCore2	
mkBRAMCore2BE	BRAM2BE.v
mkSyncBRAMCore2BE	
mkBRAMCore2Load	BRAM2Load.v
mkSyncBRAMCore2Load	
mkBRAMCore2BELoad	BRAM2BELoad.v
mkSyncBRAMCore2BELoad	

# 3.2 FIFOs

## 3.2.1 FIFO Overview

The BSC library contains multiple FIFO packages.

Package Name	Description	BSV Source provided	Section
FIFO	Defines the FIFO interface and module constructors. FI-		3.2.2
	FOs provided have implicit full and empty signals. In-		
	cludes pipeline FIFO (mkLFIF0).		
FIFOF	Defines the FIFOF interface and module constructors. FI-		3.2.2
	FOs provided have explicit full and empty signals. Includes		
	pipeline FIFOF (mkLFIF0F).		
FIFOLevel	Enhanced FIFO interfaces and modules which include		3.2.3
	methods to indicate the level or current number of items		
	stored in the FIFO. Single and dual clock versions are pro-		
	vided.		
BRAMFIFO	FIFOs which utilize the Xilinx Block RAMs.		3.2.4
SpecialFIFOs	Additional pipeline and bypass FIFOs		3.2.5
AlignedFIFOs	Parameterized FIFO module for creating synchronizing FI-	V	3.2.6
	FOs between clock domains with aligned edges.		
Gearbox	FIFOs which change the frequency and data width of data		3.2.7
	across clock domains with aligned edges. The overall data		
	rate stays the samme.		
Clocks	Generalized FIFOs to synchronize data being sent across		3.9.7
	clock domains		

# 3.2.2 FIFO and FIFOF packages

## Packages

```
import FIFO :: * ;
import FIFOF :: * ;
```

### Description

The FIFO package defines the FIFO interface and four module constructors. The FIFO package is for FIFOs with implicit full and empty signals.

The FIFOF package defines FIFOs with explicit full and empty signals. The standard version of FIFOF has FIFOs with the enq, deq and first methods guarded by the appropriate (notFull or notEmpty) implicit conditions for safety and improved scheduling. Unguarded (UG) versions of FIFOF are available for the rare cases when implicit conditions are not desired. Guarded (G) versions of FIFOF are available which allow more control over implicit conditions. With the guarded versions the user can specify whether the enqueue or dequeue side is guarded.

## Type classes

**FShow** The FIFOF type belongs to the FShow type class. A FIFOF can be turned into a Fmt type. The Fmt value returned depends on the values of the notEmpty and notFull methods.

FShow values for FIFOF				
notEmpty	notFull	Fmt Object	Example	
True	True	<first></first>	3	
True	False	<first> FULL</first>	2 FULL	
False	True	EMPTY	EMPTY	
False EMPTY EMPTY				
Note: <first> is the value of the first entry with the fshow function applied</first>				

### Interfaces and methods

The four common methods, enq, deq, first and clear are provided by both the FIFO and FIFOF interfaces.

FIFO methods					
	Me	thod	Argument		
Name Type Description		Name	Description		
enq	Action	adds an entry to the FIFO	x1	variable to be added to the FIFO	
				must be of type element_type	
deq	Action	removes first entry from			
		the FIFO			
first	$element\_type$	returns first entry		the entry returned is of ele-	
				ment_type	
clear	Action	clears all entries from the			
		FIFO			

```
interface FIFO #(type element_type);
  method Action enq(element_type x1);
  method Action deq();
  method element_type first();
  method Action clear();
endinterface: FIFO
```

FIFOF provides two additional methods, notFull and notEmpty.

Additional FIFOF Methods			
Name	Type	Description	
notFull	notFull Bool returns a True value if there is space, you can enqueue an		
		entry into the FIFO	
notEmpty	Bool	returns a True value if there are elements the FIFO, you	
		can dequeue from the FIFO	

```
interface FIFOF #(type element_type);
  method Action enq(element_type x1);
  method Action deq();
  method element_type first();
  method Bool notFull();
  method Bool notEmpty();
  method Action clear();
endinterface: FIFOF
```

The FIFO and FIFOF interfaces belong to the ToGet and ToPut typeclasses. You can use the toGet and toPut functions to convert FIFO and FIFOF interfaces to Get and Put interfaces (Section 3.7.1).

#### Modules

The FIFO and FIFOF interface types are provided by the module constructors: mkFIFO, mkFIFO1, mkSizedFIFO, mkDepthParamFIFO, and mkLFIFO. Each FIFO is safe with implicit conditions; they do not allow an enq when the FIFO is full or a deq or first when the FIFO is empty.

Most FIFOs do not allow simultaneous enqueue and dequeue operations when the FIFO is full or empty. The exceptions are pipeline and bypass FIFOs. A pipeline FIFO (provided as mklfifo in this package), allows simultaneous enqueue and dequeue operations when full. A bypass FIFO allows simultaneous enqueue and dequeue operations when empty. Additional pipeline and bypass FIFOs are provided in the SpecialFIFOs package (Section 3.2.5). The FIFOs in the SpecialFIFOs package are provided as both compiled code and BSV source code, so they are customizable.

Allowed Simultaneous enq and deq				
by FIFO type				
	FIFO Condition			
FIFO type	empty	not empty	full	
		not full		
mkFIFO		<b>√</b>		
mkFIFOF				
mkFIF01		NA		
mkFIF0F1				
mkLFIFO				
mkLFIFOF				
mkLFIF01		NA		
mkLFIF0F1				
Modules provided in SpecialFIFOs package 3.2.5				
mkPipelineFIFO		NA		
mkPipelineFIFOF				
mkBypassFIFO		NA		
mkBypassFIF0F				
mkSizedBypassFIF0F				
mkBypassFIF0Level				

For creating a FIFOF interface (providing explicit notFull and notEmpty methods) use the "F" version of the module, for example use mkFIFOF instead of mkFIFO.

Module Name	BSV Module Declaration For all modules, width_any may be 0
FIFO or FIFOF of de	epth 2.
mkFIFO mkFIFOF	<pre>module mkFIFO#(FIFO#(element_type))   provisos (Bits#(element_type, width_any));</pre>

FIFO or FIFOF of depth 1		
mkFIF01 mkFIF0F1	<pre>module mkFIF01#(FIF0#(element_type))    provisos (Bits#(element_type, width_any));</pre>	

FIFO or FIFOF of given depth n		
mkSizedFIF0 mkSizedFIF0F	<pre>module mkSizedFIFO#(Integer n)(FIFO#(element_type)) provisos (Bits#(element_type, width_any));</pre>	

FIFO or FIFOF of given depth n where n is a Verilog parameter or computed from compile-time constants and Verilog parameters.		
mkDepthParamFIFO mkDepthParamFIFOF	mkDepthParamFIFO module mkDepthParamFIFO#(UInt#(32) n)(FIFO#(element_type))	

Unguarded (UG) versions of FIFOF are available for the rare cases when implicit conditions are not desired. When using an unguarded FIFO, the implicit conditions for correct FIFO operations are NOT considered during rule and method processing, making it possible to enqueue when full and to dequeue when empty. These modules provide the FIFOF interface.

Unguarded FIFOF of depth 2				
mkUGFIF0F	<pre>module mkUGFIF0F#(FIF0F#(element_type))    provisos (Bits#(element_type, width_any));</pre>			

Unguarded FIF0F of depth 1				
mkUGFIF0F1	<pre>module mkUGFIF01#(FIF0F#(element_type))    provisos (Bits#(element_type, width_any));</pre>			

Unguarded FIF0F of given depth n				
mkUGSizedFIF0F	<pre>module mkUGSizedFIF0F#(Integer n)(FIF0F#(element_type))     provisos (Bits#(element_type, width_any));</pre>			

Unguarded FIFO of given depth n where n is a Verilog parameter or computed from						
compile-time constants	compile-time constants and Verilog parameters.					
mkUGDepthParamFIF0F module mkUGDepthParamFIF0F#(UInt#(32) n)  (FIF0F#(element_type))  provisos (Bits#(element_type, width_any));						

The guarded (G) versions of each of the FIF0Fs allow you to specify which implicit condition you want to guard. These modules takes two Boolean parameters; ugenq and ugdeq. Setting either parameter TRUE indicates the relevant methods (enq for ugenq, first and deq for ugdeq) are unguarded. If both are TRUE the FIF0F behaves the same as an unguarded FIF0F. If both are FALSE the behavior is the same as a regular FIF0F.

Guarded FIFOF of depth 2.				
mkGFIFOF	<pre>module mkGFIF0F#(Bool ugenq, Bool ugdeq)(FIF0F#(element_type))     provisos (Bits#(element_type, width_any));</pre>			

Guarded FIFOF of depth 1				
mkGFIF0F1 module mkGFIF0F1#(Bool ugenq, Bool ugdeq)(FIF0F#(element_provisos (Bits#(element_type, width_any));				

Guarded FIF0F of g	of given depth n					
mkGSizedFIF0F	<pre>module mkGSizedFIFOF#(Bool ugenq, Bool ugdeq, Integer n)</pre>					

```
Guarded FIFOF of given depth n where n is a Verilog parameter or computed from compile-time constants and Verilog parameters.

mkGDepthParamFIFOF

module mkGDepthParamFIFOF#(Bool ugenq, Bool ugdeq, UInt#(32) n)

(FIFOF#(element_type))

provisos (Bits#(element_type, width_any));
```

The LFIFOs (pipeline FIFOs) allow enq and deq in the same clock cycle when the FIFO is full. Additional BSV versions of the pipeline FIFO and also bypass FIFOs (allowing simultaneous enq and deq when the FIFO is empty) are provided in the SpecialFIFOs package (Section 3.2.5). Both unguarded and guarded versions of the LFIFO are provided in the FIFOF package.

	Pipeline FIFO of depth 1. deq and enq can be simultaneously applied in the same clock cycle when the FIFO is full.			
<pre>mkLFIF0 mkLFIF0F mkUGLFIF0F</pre> mkUGLFIF0F  mkUGLFIF0F  mkUGLFIF0F  mcdule mkLFIF0#(FIF0#(element_type)) provisos (Bits#(element_type, width_any));				

```
Guarded pipeline FIFOF of depth 1. deq and enq can be simultaneously applied in the same clock cycle when the FIFOF is full.

mkGLFIFOF

module mkGLFIFOF#(Bool ugenq, Bool ugdeq)(FIFOF#(element_type))

provisos (Bits#(element_type, width_any));
```

#### Functions

The FIFO package provides a function fifofToFifo to convert an interface of type FIFOF to an interface of type FIFO.

Converts a FIFOF interface to a FIFO interface.				
fifofToFifo	<pre>function FIFO#(a) fifofToFifo (FIFOF#(a) f);</pre>			

## Example using the FIFO package

This example creates 2 input FIFOs and moves data from the input FIFOs to the output FIFOs.

```
import FIFO::*;
typedef Bit#(24) DataT;
// define a single interface into our example block
interface BlockIFC;
   method Action push1 (DataT a);
   method Action push2 (DataT a);
   method ActionValue#(DataT) get();
endinterface
module mkBlock1( BlockIFC );
   Integer fifo_depth = 16;
   // create the first inbound FIFO instance
   FIFO#(DataT) inbound1 <- mkSizedFIFO(fifo_depth);</pre>
   // create the second inbound FIFO instance
   FIFO#(DataT) inbound2 <- mkSizedFIFO(fifo_depth);</pre>
   // create the outbound instance
   FIFO#(DataT) outbound <- mkSizedFIFO(fifo_depth);</pre>
   // rule for enqueue of outbound from inbound1
```

```
// implicit conditions ensure correct behavior
  rule enq1 (True);
     DataT in_data = inbound1.first;
     DataT out_data = in_data;
      outbound.enq(out_data);
      inbound1.deq;
  endrule: enq1
  // rule for enqueue of outbound from inbound2
  // implicit conditions ensure correct behavior
  rule enq2 (True);
     DataT in_data = inbound2.first;
      DataT out_data = in_data;
      outbound.enq(out_data);
      inbound2.deq;
  endrule: enq2
  //Add an entry to the inbound1 FIFO
  method Action push1 (DataT a);
         inbound1.enq(a);
  endmethod
  //Add an entry to the inbound2 FIFO
  method Action push2 (DataT a);
         inbound2.enq(a);
  endmethod
  //Remove first value from outbound and return it
  method ActionValue#(DataT) get();
        outbound.deq();
         return outbound.first();
  endmethod
endmodule
```

### **Scheduling Annotations**

Scheduling constraints describe how methods interact within the schedule. For example, a clear to a given FIFO must be sequenced after (SA) an enq to the same FIFO. That is, when both enq and clear execute in the same cycle, the resulting FIFO state is empty. For correct rule behavior the rule executing enq must be scheduled before the rule calling clear.

The table below lists the scheduling annotations for the FIFO modules mkFIFO, mkSizedFIFO, and mkFIFO1.

Scheduling Annotations									
mkFIFO, mkSizedFIFO, mkFIFO1									
enq first deq clear									
enq	С	CF	CF	SB					
first	CF	CF	SB	SB					
deq	CF	SA	С	SB					
clear	SA	SA	SA	SBR					

The table below lists the scheduling annotations for the pipeline FIFO module, mkLFIFO. The pipeline FIFO has a few more restrictions since there is a combinational path between the deq side and the enq side, thus restricting deq calls before enq.

Scheduling Annotations mkLFIFO									
	enq first deq clear								
enq	С	SA	SAR	SB					
first	SB	CF	SB	SB					
deq	SBR	SA	С	SB					
clear SA SA SA SBR									

The FIFOF modules add the notFull and notEmpty methods. These methods have SB annotations with the Action methods that change FIFO state. These SB annotations model the atomic behavior of a FIFO, that is when enq, deq, or clear are called the state of notFull and notEmpty are changed. This is no different than the annotations on mkReg (which is read SB write), where actions are atomic and the execution module is one rule fires at a time. This does differ from a pure hardware module of a FIFO or register where the state does not change until the clock edge.

Scheduling Annotations mkFIFOF, mkSizedFIFOF, mkFIFOF1						
enq notFull first deq notEmpty clear						
enq	С	SA	CF	CF	SA	SB
notFull	SB	CF	CF	SB	CF	SB
first	CF	CF	CF	SB	CF	SB
deq	CF	SA	SA	С	SA	SB
notEmpty	SB	CF	CF	SB	CF	SB
clear	SA	SA	SA	SA	SA	SBR

## Verilog Modules

FIFO and FIFOF modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Mo	dule Names	Comments
mkFIFO mkFIFOF mkUGFIFOF mkGFIFOF	FIF02.v	FIF020.v	
mkFIF01 mkFIF0F1 mkUGFIF0F1 mkGFIF0F1	FIF01.v	FIF010.v	
mkSizedFIFO mkSizedFIFOF mkUGSizedFIFOF mkGSizedFIFOF	SizedFIF0.v FIF01.v FIF02.v	SizedFIF00.v FIF010.v FIF020.v	If the depth of the FIFO = 1, then FIF01.v and FIF010.v are used, if the depth = 2, then FIF02.v and FIF020.v are used.

mkDepthParamFIF0F mkUGDepthParamFIF0F mkGDepthParamFIF0F	SizedFIFO.v	SizedFIF00.v	
mkLFIFO mkLFIFOF mkUGLFIFOF mkGLFIFOF	FIFOL1.v	FIF0L10.v	

## 3.2.3 FIFOLevel

## Package

```
import FIFOLevel :: *;
```

### Description

The BSV FIFOLevel library provides enhanced FIFO interfaces and modules which include methods to indicate the level or the current number of items stored in the FIFO. Both single clock and dual clock (separate clocks for the enqueue and dequeue sides) versions are included in this package.

#### Interfaces and methods

The FIFOLevelIfc interface defines methods to compare the current level to Integer constants for a single clock. The SyncFIFOLevelIfc defines the same methods for dual clocks; thus it provides methods for both the source (enqueue) and destination (dequeue) clock domains. Instead of methods to compare the levels, the FIFOCountIfc and SyncFIFOCountIfc define methods to return counts of the FIFO contents, for single clocks and dual clocks respectively.

Interface Name	Parameter name	Parameter Description	Requirements of modules implementing the ifc
FIFOLevelIfc	element_type	type of the elements stored in the FIFO	must be in Bits class
	fifoDepth	the depth of the FIFO	must be numeric type and >2
FIF0CountIfc	$element\_type$	type of the elements stored in the FIFO	must be in Bits class
	fifoDepth	the depth of the FIFO	must be numeric type and >2
SyncFIF0LevelIfc	$element\_type$	type of the elements stored in the FIF0	must be in Bits class
	fifoDepth	the depth of the FIFO	must be numeric type and must be a power of 2 and >=2
SyncFIF0CountIfc	$element\_type$	type of the elements stored in the FIFO	must be in Bits class
	fifo Depth	the depth of the FIFO	must be numeric type and must be a power of 2 and >=2

In addition to common FIFO methods, the FIFOLevelIfc interface defines methods to compare the current level to Integer constants. See Section 3.2.2 for details on enq, deq, first, clear, notFull,

and notEmpty. Note that FIFOLevelIfc interface has a type parameter for the fifoDepth. This numeric type parameter is needed, since the width of the counter is dependent on the FIFO depth. The fifoDepth parameter must be > 2.

FIFOLevelIfc				
	N	Method	Argument	
Name	ame Type Description		Name	Description
isLessThan	Bool	Returns True if the depth	c1	an Integer compile-
		of the FIFO is less than the		time constant
		Integer constant, c1.		
isGreaterThan	Bool	Returns True if the depth of	c1	an Integer compile-
		the FIFO is greater than the		time constant
		Integer constant, c1.		

```
interface FIFOLevelIfc#( type element_type, numeric type fifoDepth );
  method Action enq( element_type x1 );
  method Action deq();
  method element_type first();
  method Action clear();

method Bool notFull;
  method Bool notEmpty;

method Bool isLessThan ( Integer c1 );
  method Bool isGreaterThan( Integer c1 );
endinterface
```

In addition to common FIFO methods, the FIFOCountIfc interface defines a method to return the current number of elements as an bit-vector. See Section 3.2.2 for details on enq, deq, first, clear, notFull, and notEmpty. Note that the FIFOCountIfc interface has a type parameter for the fifoDepth. This numeric type parameter is needed, since the width of the counter is dependent on the FIFO depth. The fifoDepth parameter must be > 2.

$\operatorname{FIFOCountIfc}$		
Method		
Name	Type	Description
count UInt#(TLog#(TAdd#(fifoDepth,1))) Returns the number of items in the FIFO.		

```
interface FIFOCountIfc#( type element_type, numeric type fifoDepth) ;
  method Action enq ( element_type sendData ) ;
  method Action deq () ;
  method element_type first () ;

method Bool notFull ;
  method Bool notEmpty ;

method UInt#(TLog#(TAdd#(fifoDepth,1))) count;

method Action clear;
endinterface
```

The interfaces SyncFIFOLevelIfc and SyncFIFOCountIfc are dual clock versions of the FIFOLevelIfc and FIFOCountIfc. Methods are provided for both source and destination clock domains. The following table describes the dual clock notFull and notEmpty methods, as well as the dual clock clear methods, which are common to both interfaces. Note that the SyncFIFOLevelIfc and SyncFIFOCountIfc interfaces each have a type parameter for fifoDepth. This numeric type parameter is needed, since the width of the counter is dependent on the FIFO depth. The fifoDepth parameter must be a power of 2 and >= 2.

Common Dual Clock Methods		
Name	Type	Description
sNotFull	Bool	Returns True if the FIFO appears as not full from the
		source side clock.
sNotEmpty	Bool	Returns True if the FIFO appears as not empty from the
		source side clock.
dNotFull	Bool	Returns True if the FIFO appears as not full from the des-
		tination side clock.
dNotEmpty	Bool	Returns True if the FIFO appears as not empty from the
		destination side clock.
sClear	Action	Clears the FIFO from the source side.
dClear	Action	Clears the FIFO from the destination side.

In addition to common FIFO methods (Section 3.2.2) and the common dual clock methods above, the SyncFIFOLevelIfc interface defines methods to compare the current level to Integer constants. Methods are provided for both the source (enqueue side) and destination (dequeue side) clock domains.

	SyncFIFOLevelIfc Methods			
Method			Argument	
Name	Type	Description	Name	Description
sIsLessThan	Bool	Returns True if the depth of	c1	an Integer compile-
		the FIFO, as appears on the		time constant
		source side clock, is less than the		
		Integer constant, c1.		
sIsGreaterThan	Bool	Returns True if the depth of the	c1	an Integer compile-
		FIFO, as it appears on the source		time constant.
		side clock, is greater than the		
		Integer constant, c1.		
dIsLessThan	Bool	Returns True if the depth of the	c1	an Integer compile-
		FIFO, as it appears on the desti-		time constant
		nation side clock, is less than the		
		Integer constant, c1.		
dIsGreaterThan	Bool	Returns True if the depth of the	c1	an Integer compile-
		FIFO, as appears on the destina-		time constant.
		tion side clock, is greater than the		
		Integer constant, c1.		

```
interface SyncFIFOLevelIfc#( type element_type, numeric type fifoDepth );
  method Action enq ( element_type sendData );
  method Action deq ();
  method element_type first ();

method Bool sNotFull;
  method Bool sNotEmpty;
```

```
method Bool dNotFull ;
method Bool dNotEmpty ;

method Bool sIsLessThan ( Integer c1 ) ;
method Bool sIsGreaterThan( Integer c1 ) ;
method Bool dIsLessThan ( Integer c1 ) ;
method Bool dIsGreaterThan( Integer c1 ) ;
method Action sClear;
method Action dClear;
endinterface
```

In addition to common FIFO methods (Section 3.2.2) and the common dual clock methods above, the SyncFIFOCountIfc interface defines methods to return the current number of elements. Methods are provided for both the source (enqueue side) and destination (dequeue side) clock domains.

	SyncFIFOCountIfc		
	Method		
Name	Type	Description	
sCount	UInt#(TLog#(TAdd#(fifoDepth,1)))	Returns the number of items in the FIFO	
		from the source side.	
dCount	UInt#(TLog#(TAdd#(fifoDepth,1)))	Returns the number of items in the FIFO	
		from the destination side.	

```
interface SyncFIFOCountIfc#( type element_type, numeric type fifoDepth) ;
  method Action enq ( element_type sendData ) ;
  method Action deq () ;
  method element_type first () ;

method Bool sNotFull ;
  method Bool sNotEmpty ;
  method Bool dNotFull ;
  method Bool dNotEmpty ;

method Bool dNotEmpty ;

method UInt#(TLog#(TAdd#(fifoDepth,1))) sCount;
  method UInt#(TLog#(TAdd#(fifoDepth,1))) dCount;

method Action sClear;
  method Action dClear;
endinterface
```

The FIFOLevelIFC, SyncFIFOLevelIfc, FIFOCountIfc, and SyncFIFOCountIfc interfaces belong to the ToGet and ToPut typeclasses. You can use the toGet and toPut functions to convert these interfaces to Get and Put interfaces (Section 3.7.1).

#### Modules

The module mkFIFOLevel provides the FIFOLevelIfc interface. Note that the implementation allows any number of isLessThan and isGreaterThan method calls. Each call with a unique argument adds an additional comparator to the design.

There is also available a guarded (G) version of FIFOLevel which takes three Boolean parameters; ugenq, ugdeq, and ugcount. Setting any of the parameters to TRUE indicates the method (enq for ugenq, deq for ugdeq, and isLessThan, isGreaterThan for ugcount) is unguarded. If all three are FALSE the behavior is the same as a regular FIFOLevel.

Module Name	BSV Module Declaration
mkFIFOLevel	<pre>module mkFIF0Level (</pre>

Module Name	BSV Module Declaration
mkGFIFOLevel	<pre>module mkGFIFOLevel#(Bool ugenq, Bool ugdeq, Bool ugcount)</pre>

The module mkFIFOCount provides the interface FIFOCountIfc. There is also available a guarded (G) version of FIFOCount which takes three Boolean parameters; ugenq, ugdeq, and ugcount. Setting any of the parameters to TRUE indicates the method (enq for ugenq, deq for ugdeq, and count for ugcount) is unguarded. If all three are FALSE the behavior is the same as a regular FIFOCount.

Module Name	BSV Module Declaration
mkFIF0Count	<pre>module mkFIFOCount(</pre>
	Comment: width_element may be 0

Module Name	BSV Module Declaration
mkGFIF0Count	<pre>module mkGFIF0Count#(Bool ugenq, Bool ugdeq, Bool ugcount)</pre>
	Comment: width_element may be 0

The modules mkSyncFIFOLevel and mkSyncFIFOCount are dual clock FIFOs, where enqueue and dequeue methods are in separate clocks domains, sClkIn and dClkIn respectively. Because of the synchronization latency, the flag indicators will not necessarily be identical between the source and the destination clocks. Note however, that the sNotFull and dNotEmpty flags always give proper (pessimistic) indications for the safe use of enq and deq methods; these are automatically included as implicit condition in the enq and deq (and first) methods.

The module mkSyncFIFOLevel provides the SyncFIFOLevelIfc interface.

Module Name	BSV Module Declaration
mkSyncFIF0Level	<pre>module mkSyncFIFOLevel(</pre>
	Comment: width_element may be 0




Figure 2: SyncFIFOCount

The module mkSyncFIFOCount, as shown in Figure 2 provides the SyncFIFOCountIfc interface. Because of the synchronization latency, the count reports may be different between the source and the destination clocks. Note however, that the sCount and dCount reports give pessimistic values with the appropriate side. That is, the count sCount (on the enqueue clock) will report the exact count of items in the FIFO or a larger count. The larger number is due to the synchronization delay in observing the dequeue action. Likewise, the dCount (on the dequeue clock) returns the exact count or a smaller count. The maximum disparity between sCount and dCount depends on the difference in clock periods between the source and destination clocks.

The module provides sClear and dClear methods, both of which cause the contents of the FIFO to be removed. Since the clears must be synchronized and acknowledged from one domain to the other, there is a non-trivial delay before the FIFO recovers from the clear and can accept additional enqueues or dequeues (depending on which side is cleared). The calling of either method immediately disables other activity in the calling domain. That is, calling sClear in cycle n causes the enqueue to become unready in the next cycle, n+1. Likewise, calling dClear in cycle n causes the dequeue to become unready in the next cycle, n+1.

After the sClear method is called, the FIFO appears empty on the dequeue side after three dClock edges. Three sClock edges later, the FIFO returns to a state where new items can be enqueued. The latency is due to the full handshaking synchronization required to send the clear signal to dClock and receive the acknowledgement back.

For the dClear method call, the enqueue side is cleared in three sClkIn edges and items can be enqueued at the fourth edge. All items enqueued at or before the clear are removed from the FIFO.

Note that there is a ready signal associated with both sClear and dClear methods to ensure that the clear is properly sent between the clock domains. Also, sRstIn must be synchronized with the sClkIn.

Module Name	BSV Module Declaration
mkSyncFIF0Count	<pre>module mkSyncFIFOCount(</pre>

## Example

The following example shows the use of SyncFIFOLevel as a way to collect data into a FIFO, and then send it out in a burst mode. The portion of the design shown, waits until the FIFO is almost full, and then sets a register, burstOut which indicates that the FIFO should dequeue. When the FIFO is almost empty, the flag is cleared, and FIFO fills again.

```
// Define a fifo of Int(#23) with 128 entries
SyncFIFOLevelIfc#(Int#(23),128) fifo <- mkSyncFIFOLevel(sclk, rst, dclk);
// Define some constants
let sFifoAlmostFull = fifo.sIsGreaterThan( 120 ) ;
let dFifoAlmostFull = fifo.dIsGreaterThan( 120 );
let dFifoAlmostEmpty = fifo.dIsLessThan( 12 );
// a register to indicate a burst mode
Reg#(Bool) burstOut <- mkReg( False, clocked_by (dclk)) ;</pre>
// Set and clear the burst mode depending on fifo status
rule timeToDeque( dFifoAlmostFull && ! burstOut ) ;
   burstOut <= True ;</pre>
endrule
rule moveData ( burstOut ) ;
   let dataToSend = fifo.first ;
   fifo.deq;
   burstOut <= !dFifoAlmostEmpty;</pre>
endrule
```

## **Scheduling Annotations**

Scheduling constraints describe how methods interact within the schedule. The annotations for mkFIFOLevel and mkSyncFIFOLevel are the same, except that methods in different domains (source and destination) are always conflict free.

Scheduling Annotations mkFIFOLevel, mkSyncFIFOLevel										
	enq first deq clear notFull notEmpty isLessThan isGreaterThan									
enq	С	CF	CF	SB	SA	SA	SA	SA		
first	CF	CF	SB	SB	CF	CF	CF	CF		
deq	CF	SA	С	SB	SA	SA	SA	SA		
clear	SA	SA	SA	SBR	SA	SA	SA	SA		
notFull	SB	CF	SB	SB	CF	CF	CF	CF		
notEmpty	SB	CF	SB	SB	CF	CF	CF	CF		
isLessThan	SB	CF	SB	SB	CF	CF	CF	CF		
isGreaterThan	SB	CF	SB	SB	CF	CF	CF	CF		

The annotations for mkFIFOCount and mkSyncFIFOCount are the same, except that methods in different domains (source and destination) are always conflict free.

Scheduling Annotations									
mkFIF0Count, mkSyncFIF0Count									
	enq first deq clear notFull notEmpty count								
enq	С	CF	CF	SB	SA	SA	SA		
first	CF	CF	SB	SB	CF	CF	CF		
deq	CF	SA	С	SB	SA	SA	SA		
clear	SA	SA	SA	SBR	SA	SA	SA		
notFull	SB	CF	SB	SB	CF	CF	CF		
notEmpty	SB	CF	SB	SB	CF	CF	CF		
count	SB	CF	SB	SB	CF	CF	CF		

## Verilog Modules

The modules described in this section correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Names	
mkFIF0Level mkFIF0Count	SizedFIFO.v	SizedFIF00.v
mkSyncFIFOLevel mkSyncFIFOCount	SyncFIFOLevel.v	

## 3.2.4 BRAMFIFO

## Package

```
import BRAMFIFO :: * ;
```

## Description

The BRAMFIFO package provides FIFO interfaces and are built around a BRAM memory. The BRAM is provided in the BRAMCore package described in Section 3.1.6.

## Interfaces

The BRAMFIFO package provides FIFOF, FIFO, and SyncFIFOIfc interfaces, as defined in the FIFOF, FIFO, (both in Section 3.2.2) and Clocks (Section 3.9.7) packages.

## Modules

mkSizedBRAMFIFOF	Provides a FIFOF interface of a given depth, n.  module mkSizedBRAMFIFOF#(Integer n) (FIFOF#(element_type)) provisos (Bits(element_type, width_any),
mkSizedBRAMFIF0	Provides a FIFO interface of a given depth, n.
	<pre>module mkSizedBRAMFIFO#(Integer n)(FIFO#(element_type))     provisos(Bits#(t, width_element),</pre>
mkSyncBRAMFIF0	Provides a SyncFif0ifc interface to send data across clock domains. The enq method is in the source sClkIn domain, while the deq and first methods are in the destination dClkIn domain. The input and output clocks, along with the input and output resets, are explicitly provided. The default clock and reset are ignored.
	<pre>module mkSyncBRAMFIFO#(Integer depth,</pre>
mkSyncBRAMFIFOToCC	Provides a SyncFiFOifc interface to send data from a second clock domain into the current clock domain. The output clock and reset are the current clock and reset.
	<pre>module mkSyncBRAMFIFOToCC#(Integer depth,</pre>

mkSyncBRAMFIF0FromCC	Provides a SyncFiFOifc interface to send data from the current clock domain into a second clock domain. The input clock and reset are the current clock and reset.	
	<pre>module mkSyncBRAMFIF0FromCC#(Integer depth,</pre>	

### 3.2.5 SpecialFIFOs

## Package

```
import SpecialFIFOs :: * ;
```

## Description

The SpecialFIFOs package contains various FIFOs provided as BSV source code, allowing users to easily modify them to their own specifications. Included in the SpecialFIFOs package are pipeline and bypass FIFOs. The pipeline FIFOs are equivalent to the mklfifo (Section 3.2.2); they allow simultaneous enqueue and dequeue operations in the same clock cycle when full. The bypass FIFOs allow simultaneous enqueue and dequeue in the same clock cycle when empty. FIFOF versions, with explicit full and empty signals, are provided for both pipeline and bypass FIFOs. The package also includes the DFIFOF, a FIFOF with unguarded dequeue and first methods (thus they have no implicit conditions).

FIFOs in Special FIFOs package					
Interface	Description				
FIFO	1 element pipeline FIFO; can enq and deq simultane-				
	ously when full.				
FIFOF	1 element pipeline FIFO with explicit full and empty				
	signals.				
FIFO	1 element bypass FIFO; can enq and deq simultane-				
	ously when empty.				
FIFOF	1 element bypass FIFO with explicit full and empty				
	signals.				
FIFOF	Bypass FIFO of given depth, with explicit full and				
	empty signals.				
FIFOLevelIfc	Same as a FIFOLevel (Section 3.2.3), but can enq and				
	deq when empty.				
FIFOF	A FIFOF with unguarded deq and first methods				
	where the first method returns specified default				
	value when the FIFO is empty.				
	Interface FIFO FIFOF FIFOF FIFOF FIFOLEvelIfc				

Allowed Simultaneous enq and deq					
by FIFO ty	by FIFO type				
	FII	FO Condition			
FIFO type	empty	not empty	full		
		not full			
mkPipelineFIF0		NA			
mkPipelineFIFOF					
mkBypassFIFO		NA			
mkBypassFIF0F					
mkSizedBypassFIF0F					
mkBypassFIFOLevel					
mkDFIF0F					

## Interfaces and methods

The modules defined in the SpecialFIFOs package provide the FIFO, FIFOF, and FIFOLevelIfc interfaces, as shown in the table above. These interfaces are described in Section 3.2.2 (FIFO package) and Section 3.2.3 (FIFOLevel package).

## Modules

Module Name	BSV Module Declaration; can enq and deq simultaneously when full.
mkPipelineFIF0	<pre>module mkPipelineFIFO (FIFO#(element_type))     provisos (Bits#(element_type, width_any));</pre>

1-element pipeline FIFOF; can enq and deq simultaneously when full. Has explicit full and empty signals.		
mkPipelineFIF0F	<pre>module mkPipelineFIFOF (FIFOF#(element_type))   provisos (Bits#(element_type, width_any));</pre>	

1-element bypass FIFO; can enq and deq simultaneously when empty.		
<pre>mkBypassFIF0</pre>		

1-element bypass FIFOF; can enq and deq simultaneously when empty. Has explicit full and empty signals.		
mkBypassFIF0F module mkBypassFIF0F (FIF0F#(element_type)) provisos (Bits#(element_type, width_any));		

Bypass FIFOF of given depth fifoDepth with explicit full and empty signals.		
mkSizedBypassFIF0F module mkSizedBypassFIF0F#(Integer fifoDepth) (FIF0F#(element_type))		
<pre>provisos (Bits#(element_type, width_any));</pre>		

Bypass FIFOLevel of given depth fifoDepth		
mkBypassFIF0Level	<pre>module mkBypassFIF0Level(FIF0LevelIfc#(element_type,</pre>	

```
A FIFOF with unguarded deq and first methods (thus they have no implicit conditions).

The first method returns a specified default value when the FIFO is empty

mkDFIFOF

module mkDFIFOF#(element_type default_value)

(FIFOF#(element_type))

provisos (Bits#(element_type, width_any));
```

#### 3.2.6 AlignedFIFOs

#### **Package**

```
import AlignedFIFOs :: * ;
```

## Description

The AlignedFIFOs package contains a parameterized FIFO module intended for creating synchronizing FIFOs between clock domains with aligned edges for both types of clock domain crossings:

- slow-to-fast crossing every edge in the source domain implies the existence of a simultaneous edge in the destination domain
- fast-to-slow crossing every edge in the destination domain implies the existence of a simultaneous edge in the source domain

The FIFO is parameterized on the type of store used to hold the FIFO data, which is itself parameterized on the index type, value type, and read latency. Modules to construct stores based on a single register, a vector of registers and a BRAM are provided, and the user can supply their own store implementation as well.

The FIFO allows the user to control whether or not outputs are held stable during the full slow clock cycle or allowed to transition mid-cycle. Holding the outputs stable is the safest option but it slightly increases the minimum latency through the FIFO.

A primary design goal of this FIFO is to provide an efficient and flexible family of synchronizing FIFOs between aligned clock domains which are written in BSV and are fully compatible with Bluesim. These FIFOs (particularly ones using vectors of registers) may not be the best choice for ASIC synthesis due to the muxing to select the head value in the first method.

## Interfaces and methods

Store Interface The AlignedFIFO is parameterized on the type of store used to hold the FIFO data. The three types of stores provided in the AlignedFIFO package (single-element, vector-of-registers, and BRAM) all return a Store interface.

The Store interface has a prefetch method which is used by some modules (the mkBRAMStore in this package). If a prefetch is used, the read method returns the value at the previously fetched index; the value of idx should be ignored. If a prefetch is not used, the read method index value determines the returned value.

Store Interface Methods		
Name	Type	Description
write	Action	Writes the value at index idx.
prefetch	Action	Initiates a prefetch of the value at index idx.
read	a	Returns the value of type a. If prefetch is not used, returns
		the value at index idx. When prefetch is used, returns the
		value at the previously fetched index; the value of idx
		should be ignored.

```
interface Store#(type i, type a, numeric type n);
  method Action write(i idx, a value);
  method Action prefetch(i idx);
  method a read(i idx);
endinterface: Store
```

AlignedFIFO Interface The AlignedFIFO interface provides methods for both source (enqueue) and destination (dequeue) clock domains.

AlignedFIFO Interface Methods		
Name	Type	Description
enq	Action	Adds an entry to the FIFO from the source clock domain.
first	a	Returns the first entry from the FIFO in the destination
		clock domain.
deq	Action	Removes the first entry from the FIFO in the destination
		clock domain.
dNotFull	Bool	Returns True if the FIFO appears not full from the desti-
		nation clock domain.
dNotEmpty	Bool	Returns True if the FIFO appears not empty from the
		destination clock domain.
sNotFull	Bool	Returns True if the FIFO appears not full from the source
		clock domain.
sNotEmpty	Bool	Returns True if the FIFO appears not empty from the
		source clock domain.
dClear	Action	Clears the FIFO from the destination side.
sClear	Action	Clears the FIFO from the source side.

```
interface AlignedFIFO#(type a);
  method Action enq(a x);
  method a first();
  method Action deq();
  method Bool dNotFull();
  method Bool dNotEmpty();
  method Bool sNotFull();
```

```
method Bool sNotEmpty();
method Action dClear();
method Action sClear();
endinterface: AlignedFIFO
```

#### Modules

The AlignedFIFO module is parameterized on the type of store used to hold the FIFO data. The AlignedFIFOs package contains modules to construct stores based on a single register (mkRegStore), a vector of registers (mkRegVectorStore), and a BRAM (mkBRAMStore). Users can supply their own store implementation as well.

The mkRegStore instantiates a single-element store. The module returns a Store interface and does not use a prefetch.

Module Name	BSV Module Declaration	
Implementation of a sing	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
mkRegStore	<pre>module mkRegStore(Clock sClock, Clock dClock,</pre>	

The mkRegVectorStore module instantiates a vector-of-registers store. The module returns a Store interface and does not use a prefetch.

Implementation of a vector-of-registers store		
mkRegVectorStore	module mkRegVectorStore(Clock sClock, Clock dClock, Store#(UInt#(w),a,0) ifc)	
	provisos( Bits#(a,a_sz) );	

The mkBRAMStore2W1R module returns a Store interface and uses a prefetch. This model assumes the read clock is a 2x divided version of the write clock.

A BRAM-based store where the read clock is a 2x divided version of the write clock.		
mkBRAMStore2W1R	module mkBRAMStore2W1R(Clock sClock, Reset sReset, Clock dClock, Reset dReset, Store#(i,a,1) ifc) provisos(Bits#(a,a_sz), Bits#(i,w), Eq#(i));	

The mkBRAMStore1W2R module returns a Store interface and uses a prefetch. This model assumes the write clock is a 2x divided version of the read clock.

```
A BRAM-based store where the write clock is a 2x divided version of read clock.

mkBRAMStore1W2R

module mkBRAMStore1W2R(Clock sClock, Reset sReset, Clock dClock, Reset dReset, Store#(i,a,1) ifc)

provisos(Bits#(a,a_sz), Bits#(i,w), Eq#(i));
```

The mkAlignedFIFO module makes a synchronizing FIFO for aligned clocks, based on the given backing store (determined by the type of store instantiated). The store is assumed to have  $2^w$  slots addressed from 0 to  $2^w - 1$ . The store will be written in the source clock domain and read in the destination clock domain.

The enq and deq methods will only be callable when the allow\_enq and allow\_deq inputs are high. For a slow-to-fast crossing use:

```
allow_enq = constant True
allow_deq = pre-edge signal
For a fast-to-slow crossing, use:
allow_enq = pre-edge signal
allow_deq = constant True
```

The pre-edge signal is True when the slow clock will rise in the next clock cycle. The ClockNextRdy from the ClockDividerIfc (Section 3.9.3) can be used as the pre-edge signal.

These settings ensure that the outputs in the slow clock domain are stable for the entire cycle. Setting both inputs to constant True reduces the minimum latency through the FIFO, but allows outputs in the slow domain to transition mid-cycle. This is less safe and can interact badly with the \$displays in a Verilog simulation.

It is not advisable to call both dClear and sClear simultaneously.

#### 3.2.7 Gearbox

#### **Package**

```
import Gearbox :: *
```

## Description

This package defines FIFO-like converters that convert N-wide data to and from 1-wide data at N-times the frequency. These converters change the frequency and the data width, while the overall data rate stays the same. The data width on the fast side is always 1, while the data width on the slow side is N. The converters are intended to be used between clock domains with aligned edges for both types of clock domain crossings (fast to slow and slow to fast). For example:

```
300 MHz at 8-bits converted to 100 MHz at 24-bits (fast to slow) 100 MHz at 24-bits converted to 300 MHz at 8-bits (slow to fast)
```

In both of these examples, the data type a is Bit#(8) and N=3.

These modules are written in pure BSV using a style that utilzies only mkNullCrossingReg to cross registered values between clock domains. Restricting the form of clock crossings is important to ensure that the module preserves atomic semantics and also that it is compatible with both Verilog and Bluesim backends.

#### Interfaces and methods

The Gearbox interface provides the following methods: enq, deq, first, notFull and notEmpty.

Gearbox Interface		
Method	Type	Description
Name		
enq	Action	Adds an entry to the converter of type Vector#(in, a),
		where a is the datatype. If the input is the fast domain then
		in = 1, if the input is the slow domain, $in = N$ .
deq	Action	Removes the first entry from the converter.
first	Vector#(out, a)	Returns the first entry from the converter. If the output
		domain is the fast side, $out = 1$ , if the output domain is the
		slow side, $out = N$ .
notFull	Bool	Returns a True value if there is space to enqueue an entry
		into the FIFO.
notEmpty	Bool	Returns a True value if there is are elements in the FIFO
		and you can dequeue from the FIFO.

```
interface Gearbox#(numeric type in, numeric type out, type a);
                             enq(Vector#(in, a) din);
  method
             Action
  method
             Action
                             deq();
  method
             Vector#(out, a) first();
  method
                             notFull();
             Bool
                             notEmpty();
  method
             Bool
endinterface
```

#### Modules

The package provides two modules: mkNto1Gearbox for slow to fast domain crossings, and mk1toNGearbox to for fast to slow domain crossings. These are intended for use between clock domains with aligned edges for both types of clock domain crossings.

Note: for both modules the resets in the source and destination domains (sReset and dReset) should be asserted together, otherwise only half the unit will be in reset.

With the mkNto1Gearbox module, 2xN elements of data storage are provided, grouped into 2 blocks of N elements each. Each block is writable in the source (slow) domain and readable in the destination (fast) domain.

mkNto1Gearbox	Moves data from a slow domain to a fast domain, changing the data width from a larger width to a smaller width. The data rate stays the same. The width of the output is 1, the width of the input is N.
	<pre>module mkNto1Gearbox(Clock sClock, Reset sReset,</pre>

With the mkltoNGearbox module, 2xN elements of data storage are provided, grouped into 2 blocks of N elements each. Each block is writable in the source (fast) domain and readable in the destination (slow) domain.

# 

#### 3.2.8 MIMO

#### Package

```
import MIMO :: *
```

#### Description

This package defines a Multiple-In Multiple-Out (MIMO), an enhanced FIFO that allows the designer to specify the number of objects enqueued and dequeued in one cycle. There are different implementations of the MIMO available for synthesis: BRAM, Register, and Vector.

#### Types and type classes

The LUInt type is a UInt defined as the log of the n.

```
typedef UInt#(TLog#(TAdd#(n, 1))) LUInt#(numeric type n);
```

The MimoConfiguration type defines whether the MIMO is guarded or unguarded, and whether it is based on a BRAM. There is an instance in the DefaultValue type class. The default MIMO is guarded and not based on a BRAM.

```
typedef struct {
   Bool unguarded;
   Bool bram_based;
} MIMOConfiguration deriving (Eq);
```

```
instance DefaultValue#(MIMOConfiguration);
  defaultValue = MIMOConfiguration {
    unguarded: False,
    bram_based: False
    };
endinstance
```

# Interfaces and methods

The MIMO interface is polymorphic and takes 4 parameters: max\_in, max\_out, size, and t.

MIMO Interace Parameters				
Name	Description			
max_in	Maximum number of objects enqueued in one cycle. Must be numeric.			
max_out	Maximum number of objects dequeued in one cycle. Must be numeric.			
size	Total size of internal storage. Must be numeric.			
t	Data type of the stored objects			

The MIMO interface provides the following methods: enq, first, deq, enqReady, enqReadyN, deqReadyN, deqReadyN, count, and clear.

MIMO methods						
	Metho	od	Argument			
Name	Type	Description				
enq	Action	adds an entry to the MIMO	LUInt#(max_in) count			
			Vector#(max_in, t) data			
first	<pre>Vector#(max_out, t)</pre>	Returns a Vector containing				
		max_out items of type t.				
deq	Action	Removes the first count entries	LUInt#(max_out) count			
enqReady	Bool	Returns a True value if there is				
		space to enqueue an entry				
enqReadyN	Bool	Returns a True value if there is	LUInt#(max_in) count			
		space to enqueue count entries				
deqReady	Bool	Returns a True value if there is				
		an element to dequeue				
deqReadyN	Bool	Returns a True value if there is	LUInt#(max_out) count			
		are count elements to dequeue				
count	LUInt#(size)	Returns the log of the number of				
		elements in the MIMO				
clear	Action	Clears the MIMO				

```
interface MIMO#(numeric type max_in, numeric type max_out, numeric type size, type t);
                                 enq(LUInt#(max_in) count, Vector#(max_in, t) data);
  method
  method
            Vector#(max_out, t)
                                 first;
                                 deq(LUInt#(max_out) count);
  method
            Action
                                 enqReady;
  method
            Bool
  method
            Bool
                                 enqReadyN(LUInt#(max_in) count);
          Bool
                                 deqReady;
  method
  method
            Bool
                                 deqReadyN(LUInt#(max_out) count);
  method
          LUInt#(size)
                                 count;
  method
            Action
                                 clear;
endinterface
```

#### Modules

The package provides modules to synthesize different implementations of the MIMO: the basic MIMO (mkMIMO), BRAM-based (mkMIMOBRAM), register-based (mkMIMOReg), and a Vector of registers (mkMIMOV).

All implementations must meet the following provisos:

- The object must have bit representation
- The object must have at least 2 elements of storage.
- The maximum number of objects enqueued (max\_in) must be less than or equal to the total bits of storage (size)
- The maximum number of objects dequeued (max\_out) must be less than or equal to the total bits of storage (size)

mkMIMO	The basic implementation of MIMO. Object must be at least 1 bit in size.
	<pre>module mkMIMO#(MIMOConfiguration cfg)(MIMO#(max_in, max_out, size, t));</pre>

mkMIMOBRAM	Implementation of BRAM-based MIMO. Object must be at least 1 byte in size.	
	<pre>module mkMIMOBram#(MIMOConfiguration cfg)(MIMO#(max_in, max_out, size, t));</pre>	

mkMIMOReg	Implementation of register-based MIMO.
	<pre>module mkMIMOReg#(MIMOConfiguration cfg)(MIMO#(max_in, max_out, size, t));</pre>

mkMIMOV	Implementation of Vector-based MIMO. The ojbect must have a default value defined.
	<pre>module mkMIMOV(MIMO#(max_in, max_out, size, t));</pre>

# 3.3 Aggregation: Vectors

# Package

```
import Vector :: *;
```

# Description

The Vector package defines an abstract data type which is a container of a specific length, holding elements of one type. Functions which create and operate on this type are also defined within this package. Because it is abstract, there are no constructors available for this type (like Cons and Nil for the List type).

```
typedef struct Vector#(type numeric vsize, type element_type);
```

Here, the type variable element\_type represents the type of the contents of the elements while the numeric type variable vsize represents the length of the vector.

If the elements are in the Bits class, then the vector is as well. Thus a vector of these elements can be stored into Registers or FIFOs; for example a Register holding a vector of type int. Note that a vector can also store abstract types, such as a vector of Rules or a vector of Reg interfaces. These are useful during static elaboration although they have no hardware implementation.

#### Typeclasses

	Type Classes for Vector									
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit	FShow
								Reduction	Extend	
Vector										

Bits A vector can be turned into bits if the individual elements can be turned into bits. When packed and unpacked, the zeroth element of the vector is stored in the least significant bits. The size of the resulting bits is given by  $tsize = vsize * SizeOf\#(element\_type)$  which is specified in the provisos.

Vectors are zero-indexed; the first element of a vector v, is v[0]. When vectors are packed, they are packed in order from the LSB to the MSB.

Example. Vector#(5, Bit#(7)) v1;

From the type, you can see that this will back into a 35-bit vector (5 elements, each with 7 bits).

MCB	34	ł	oit positions	S	0	ICB
MSD	v1[4]	v1[3]	v1[2]	v1[1]	v1[0]	LSD

Example. A vector with a structure:

```
typedef struct { Bool a, UInt#(5) b} Newstruct deriving (Bits);
Vector#(3, NewStruct) v2;
```

The structure, Newstruct packs into 6 bits. Therefore v2 will pack into an 18-bit vector. And its structure would look as follows:

	17	16 - 12	11	10 - 6	5	0	
MSB	v2[2].a	v2[2].b	v2[1].a	v2[1].b	v2[0].a	v2[0].b	LSB
		v2[2]		v2[1]		v2[0]	

**Eq** Vectors can be compared for equality if the elements can. That is, the operators == and != are defined.

**Bounded** Vectors are bounded if the elements are.

**FShow** The **FShow** class provides the **fshow** function which can be applied to a **Vector** and returns an associated **Fmt** object showing:

```
<V elem1 elem2 ...>
```

where the elemn are the elements of the vector with fshow applied to each element value.

# 3.3.1 Creating and Generating Vectors

The following functions are used to create new vectors, with and without defined elements. There are no Bluespec SystemVerilog constructors available for this abstract type (and hence no pattern-matching is available for this type) but the following functions may be used to construct values of the Vector type.

newVector	Generate a vector with undefined elements, typically used when vectors are declared.
	<pre>function Vector#(vsize, element_type) newVector();</pre>
genVector	Generate a vector containing integers 0 through n-1, vector[0] will have value 0.
	<pre>function Vector#(vsize, Integer) genVector();</pre>
replicate	Generate a vector of elements by replicating the given argument (c).
	<pre>function Vector#(vsize, element_type) replicate(element_type c);</pre>
genWith	Generate a vector of elements by applying the given function to 0 through n-1. The argument to the function is another function which has one argument of type Integer and returns an element_type.
	<pre>function Vector#(vsize, element_type)</pre>
cons	Adds an element to a vector creating a vector one element larger. The new element will be at the 0th position. This function can lead to large compile times, so it can be an inefficient way to create and populate a vector. Instead, the designer should build a vector, then set each element to a value.
	<pre>function Vector#(vsize1, element_type)     cons (element_type elem, Vector#(vsize, element_type) vect)    provisos (Add#(1, vsize, vsize1));</pre>

nil	Defines a vector of size zero.
	<pre>function Vector#(0, element_type) nil;</pre>
append	Append two vectors containing elements of the same type, returning the combined vector. The resulting vector result will contain all the elements of vecta followed by all the elements of vectb. result[0] = vecta[0], result[vsize-1] = vectb[v1size-1].
	<pre>function Vector#( vsize, element_type )     append( Vector#(v0size,element_type) vecta,</pre>
concat	Append (concatenate) many vectors, that is a vector of vectors into one vector. concat(xss)[0] will be xss[0][0], provided m and n are non-zero.
	<pre>function Vector#(mvsize,element_type)</pre>

#### **Examples - Creating and Generating Vectors**

Create a new vector, my\_vector, of 5 elements of datatytpe Int#(32), with elements which are undefined.

```
Vector #(5, Int#(32)) my_vector;
```

Create a new vector, my\_vector, of 5 elements of datatytpe Integer with elements 0, 1, 2, 3 and 4.

```
Vector #(5, Integer) my_vector = genVector;
// my_vector is a 5 element vector {0,1,2,3,4}

Create a vector, my_vector, of five 1's.
    Vector #(5,Int #(32)) my_vector = replicate (1);
// my_vector is a 5 element vector {1,1,1,1,1}

Create a vector, my_vector, by applying the given function add2 to 0 through n-1.
    function Integer add2 (Integer a);
        Integer c = a + 2;
        return(c);
        endfunction

    Vector #(5,Integer) my_vector = genWith(add2);

// a is the index of the vector, 0 to n-1
// my_vector = {2,3,4,5,6,}
```

Add an element to my\_vector, creating a bigger vector my\_vector1.

```
Vector#(3, Integer) my_vector = genVector();
// my_vector = {0, 1, 2}

let my_vector1 = cons(4, my_vector);
// my_vector1 = {4, 0, 1, 2}

Append vectors, my_vector and my_vector1, resulting in a vector my_vector2.

Vector#(3, Integer) my_vector = genVector();
// my_vector = {0, 1, 2}

Vector#(3, Integer) my_vector1 = genWith(add2);
// my_vector1 = {2, 3, 4}

let my_vector2 = append(my_vector, my_vector1);
// my_vector2 = {0, 1, 2, 2, 3, 4}
```

#### 3.3.2 Extracting Elements and Sub-Vectors

These functions are used to select elements or vectors from existing vectors, while retaining the input vector.

The square-bracket notation is available to extract an element from a vector or update an element within it. Extracts or updates the ith element, where the first element is [0]. Index i must be of an acceptable index type (e.g. Integer, Bit#(n), Int#(n) or UInt#(n)). The square-bracket notation for vectors can also be used with register writes.

```
anyVector[i];
anyVector[i] = newValue;
```

select

The select function is another form of the subscript notation ([i]), mainly provided for backwards-compatibility. The select function is also useful as an argument to higher-order functions. The subscript notation is generally recommended because it will report a more useful position for any selection errors.

```
function element_type
     select(Vector#(vsize,element_type) vect, idx_type index);
```

update	Update an element in a vector returning a new vector with one element changed/updated. This function does not change the given vector. This is another form of the subscript notation (see above), mainly provided for backwards compatibility. The update function may also be useful as an argument to a higher-order function. The subscript notation is generally recommended because it will report a more useful position for any update errors.
	<pre>function Vector#(vsize, element_type)     update(Vector#(vsize, element_type) vectIn,         idx_type index,         element_type newElem);</pre>
head	Extract the zeroth (head) element of a vector. The vector must have at least one element.
	<pre>function element_type     head (Vector#(vsize, element_type) vect) provisos(Add#(1,xxx,vxize)); // vsize &gt;= 1</pre>
last	Extract the highest (tail) element of a vector. The vector must have at least one element.
	<pre>function element_type     last (Vector#(vsize, element_type) vect)   provisos(Add#(1,xxx,vxize)); // vsize &gt;= 1</pre>
tail	Remove the head element of a vector leaving its tail in a smaller vector.
	<pre>function Vector#(vsize,element_type)     tail (Vector#(vsize1, element_type) xs)     provisos (Add#(1, vsize, vsize1));</pre>
init	Remove the last element of a vector leaving its initial part in a smaller vector.
	<pre>function Vector#(vsize,element_type)    init (Vector#(vsize1, element_type) xs)   provisos (Add#(1, vsize, vsize1));</pre>

# drop takeTail

Drop a number of elements from the vector starting at the 0th position. The elements in the result vector will be in the same order as the input vector.

```
function Vector#(vxize2,element_type)
    drop (Vector#(vsize,element_type) vect)
   provisos (Add#(vsize2,xxx,vsize)); // vsize2 <= vsize.

function Vector#(vxize2,element_type)
        takeTail (Vector#(vsize,element_type) vect)
   provisos (Add#(vsize2,xxx,vsize)); // vsize2 <= vsize.</pre>
```

#### takeAt

Take a number of elements starting at startPos. startPos must be a compiletime constant. If the startPos plus the output vector size extend beyond the end of the input vector, an error will be returned.

#### **Examples - Extracting Elements and Sub-Vectors**

Extract the element from a vector, my\_vector, at the position of index.

```
// my_vector is a vector of elements {6,7,8,9,10,11}
// index = 3
// select or [ ] will generate a MUX

newvalue = select (my_vector, index);
newvalue = myvalue[index];
// newvalue = 9

Update the element of a vector, my_vector, at the position of index.
// my_vector is a vector of elements {6,7,8,9,10,11}
// index = 3

my_vector = update (my_vector, index, 0);
my_vector[index] = 0;
// my_vector = {6,7,8,0,10,11}
```

Extract the zeroth element of the vector my\_vector.

```
// my_vector is a vector of elements \{6,7,8,9,10,11\}
     newvalue = head(my_vector);
     // newvalue = 6
Extract the last element of the vector my_vector.
     // my_vector is a vector of elements \{6,7,8,9,10,11\}
     newvalue = last(my_vector);
     // newvalue = 11
Create a vector, my_vector2, of size 4 by removing the head (zeroth) element of the vector my_vector1.
     // my_vector1 is a vector with 5 elements {0,1,2,3,4}
     Vector #(4, Int#(32)) my_vector2 = tail (my_vector1);
     // my_vector2 is a vector of 4 elements {1,2,3,4}
Create a vector, my_vector2, of size 4 by removing the tail (last) element of the vector my_vector1.
     // my_vector1 is a vector with 5 elements {0,1,2,3,4}
     Vector #(4, Int#(32)) my_vector2 = init (my_vector1);
     // my_vector2 is a vector of 4 elements {0,1,2,3}
Create a 2 element vector, my_vector2, by taking the first two elements of the vector my_vector1.
     // my_vector1 is vector with 5 elements {0,1,2,3,4}
     Vector #(2, Int#(4)) my_vector2 = take (my_vector1);
     // my_vector2 is a 2 element vector {0,1}
Create a 3 element vector, my_vector2, by taking the last 3 elements of vector, my_vector1. using
takeTail
     // my_vector1 is Vector with 5 elements {0,1,2,3,4}
     Vector #(3,Int #(4)) my_vector2 = takeTail (my_vector1);
     // my_vector2 is a 3 element vector {2,3,4}
Create a 3 element vector, my_vector2, by taking the 1st - 3rd elements of vector, my_vector1.
using takeAt
     // my_vector1 is Vector with 5 elements {0,1,2,3,4}
     Vector #(3,Int #(4)) my_vector2 = takeAt (1, my_vector1);
     // my_vector2 is a 3 element vector {1,2,3}
```

#### 3.3.3 Vector to Vector Functions

The following functions generate a new vector by changing the position of elements within the vector.

rotate	Move the zeroth element to the highest and shift each element lower by one. For example, the element at index n moves to index n-1.
	<pre>function Vector#(vsize,element_type)   rotate (Vector#(vsize,element_type) vect);</pre>
rotateR	Move last element to the zeroth element and shift each element up by one. For example, the element at index <b>n</b> moves to index <b>n+1</b> .
	<pre>function Vector#(vsize,element_type)   rotateR (Vector#(vsize,element_type) vect);</pre>
rotateBy	Shift each element n places. The last n elements are moved to the beginning, the element at index 0 moves to index n, index 1 to index n+1, etc.
	<pre>function Vector#(vsize, element_type)</pre>
shiftInAt0	Shift a new element into the vector at index 0, bumping the index of all other element up by one. The highest element is dropped.
	<pre>function Vector#(vsize,element_type)     shiftInAt0 (Vector#(vsize,element_type) vect,</pre>
shiftInAtN	Shift a new element into the vector at index n, bumping the index of all other elements down by one. The 0th element is dropped.
	<pre>function Vector#(vsize,element_type)     shiftInAtN (Vector#(vsize,element_type) vect,</pre>

# shiftOutFromO Shifts out amount number of elements from the vector starting at index 0, bumping the index of all remaining elements down by amount. The shifted elements are replaced with the value default. This function is similar to a >> bit operation. amt\_type must be of an acceptable index type (Integer, Bit#(n), Int#(n) or UInt#(n)). function Vector#(vsize,element\_type) shiftOutFromO (element\_type default, Vector#(vsize,element\_type) vect, amt\_type amount); shiftOutFromN Shifts out amount number of elements from the vector starting at index vsize-1 bumping the index of remaining elements up by amount. The shifted elements are replaced with the value default. This function is similar to a << bit operation. amt\_type must be of an acceptable index type (Integer,</pre> Bit#(n), Int#(n) or UInt#(n)). function Vector#(vsize,element\_type) shiftOutFromN (element\_type default, Vector#(vsize,element\_type) vect, amt\_type amount); reverse Reverse element order function Vector#(vsize,element\_type) reverse(Vector#(vsize,element\_type) vect); transpose Matrix transposition of a vector of vectors. function Vector#(m, Vector#(n, element\_type)) transpose ( Vector#(n, Vector#(m, element\_type)) matrix ); transposeLN Matrix transposition of a vector of Lists. function Vector#(vsize, List#(element\_type))

# **Examples - Vector to Vector Functions**

Create a vector by moving the last element to the first, then shifting each element to the right.

transposeLN( List#(Vector#(vsize, element\_type)) lvs );

```
// my_vector1 is a vector of elements with values {1,2,3,4,5}
my_vector2 = rotateR (my_vector1);
// my_vector2 is a vector of elements with values {5,1,2,3,4}
```

```
Create a vector which is the input vector rotated by 2 places.
     // my_vector1 is a vector of elements {1,2,3,4,5}
     my_vector2 = rotateBy {my_vector1, 2};
     // my_vector2 = {4,5,1,2,3}
Create a vector which shifts out 3 elements starting from 0, replacing them with the value F
     // my_vector1 is a vector of elements \{5,4,3,2,1,0\}
     my_vector2 = shiftOutFromO (F, my_vector1, 3);
     // my_vector2 is a vector of elements {F,F,F,5,4,3}
Create a vector which shifts out 3 elements starting from n-1, replacing them with the value F
     // my_vector1 is a vector of elements \{5,4,3,2,1,0\}
     my_vector2 = shiftOutFromN (F, my_vector1, 3);
     // my_vector2 is a vector of elements {2,1,0,F,F,F}
Create a vector which is the reverse of the input vector.
     // my_vector1 is a vector of elements {1,2,3,4,5}
     my_vector2 = reverse (my_vector1);
     // my_vector2 is a vector of elements {5,4,3,2,1}
Use transpose to create a new vector.
     // my_vector1 is a Vector#(3, Vector#(5, Int#(8)))
     // the result, my_vector2, is a Vector #(5, Vector#(3, Int #(8)))
     // my_vector1 has the values:
     // {{0,1,2,3,4},{5,6,7,8,9},{10,11,12,13,14}}
     my_vector2 = transpose(my_vector1);
     // my_vector2 has the values:
     // {{0,5,10},{1,6,11},{2,7,12},{3,8,13},{4,9,14}}
```

#### 3.3.4 Tests on Vectors

The following functions are used to test vectors. The first set of functions are Boolean functions, i.e. they return True or False values.

elem	Check if a value is an element of a vector.
	<pre>function Bool elem (element_type x,</pre>
any	Test if a predicate holds for any element of a vector.
	<pre>function Bool any(function Bool pred(element_type x1),</pre>

all	Test if a predicate holds for all elements of a vector.
	<pre>function Bool all(function Bool pred(element_type x1),</pre>
or	Combine all elements in a vector of Booleans with a logical or. Returns True if any elements in the Vector are True.
	function Bool or (Vector#(vsize, Bool) vect );
and	Combine all elements in a vector of Booleans with a logical and. Returns True if all elements in the Vector are True.
	function Bool and (Vector#(vsize, Bool) vect );
The following	two functions return the number of elements in the vector which match a condition
countElem	Returns the number of elements in the vector which are equal to a given value. The return value is in the range of 0 to vsize.
	<pre>function UInt#(logv1) countElem (element_type x,</pre>
countIf	Returns the number of elements in the vector which satisfy a given predicate function. The return value is in the range of 0 to vsize.
	<pre>function UInt#(logv1) countIf (function Bool pred(element_type x1)</pre>

```
Returns the first element that satisfies the predicate or Nothing if there is none.

function Maybe#(element_type)
find (function Bool pred(element_type),
Vector#(vsize, element_type) vect);
```

provisos (Add#(vsize, 1, vsize1), Log#(vsize1, logv1));

Vector#(vsize, element\_type) vect)

The following two functions return the index of an element.

```
Returns the index of the first element in the vector which satisfies a given predicate.

Returns an Invalid if not found or Valid with a value of 0 to vsize-1 if found.

function Maybe#(UInt#(logv)) findIndex

(function Bool pred(element_type x1)

Vector#(vsize, element_type) vect)

provisos (Add#(xx1,1,vsize), Log#(vsize, logv));
```

## **Examples -Tests on Vectors**

```
Test that all elements of the vector my_vector1 are positive integers.
```

```
function Bool isPositive (Int #(32) a):
          return (a > 0)
     endfunction
     // function isPositive checks that "a" is a positive integer
     // if my_vector1 has n elements, n instances of the predicate
     // function isPositive will be generated.
     if (all(isPositive, my_vector1))
        $display ("Vector contains all negative values");
Test if any elements in the vector are positive integers.
     // function isPositive checks that "a" is a positive integer
     // if my_vector1 has n elements, n instances of the predicate
     // function isPositive will be generated.
     if (any(isPositive, my_vector1))
        $display ("Vector contains some negative values");
Check if the integer 5 is in my_vector.
     // if my_vector contains n elements, elem will generate n copies
     // of the eq test
     if (elem(5,my_vector))
        $display ("Vector contains the integer 5");
Count the number of elements which match the integer provided.
     // my_vector1 is a vector of \{1,2,1,4,3\}
     x = countElem ( 1, my_vector1);
     // x = 2
     y = countElem (4, my_vector1);
     // y = 1
```

Find the index of an element which equals a predicate.

```
let f = findIndex ( beIsGreaterThan( 3 ) , my_vector );
if ( f matches tagged Valid .indx )
  begin
     printBE ( my_vector[indx] );
     $display ("Found data > 3 at index %d ", indx );
else
  begin
     $display ( "Did not find data > 3" );
end
```

#### 3.3.5 Bit-Vector Functions

The following functions operate on bit-vectors.

rotateBitsBy	Shift each bit to a higher index by n places. The last n bits are moved to the beginning and the bit at index (0) moves to index (n).
	<pre>function Bit#(n) rotateBitsBy (Bit#(n) bvect, UInt#(logn) n)   provisos (Log#(n,logn), Add#(1,xxx,n));</pre>
countOnesAlt	Returns the number of elements equal to 1 in a bit-vector. (This function differs slightly from the Prelude version of countOnes and has fewer provisos.)
	<pre>function UInt#(logn1) countOnesAlt (Bit#(n) bvect)   provisos (Add#(1,n,n1), Log#(n1,logn1));</pre>

# 3.3.6 Functions on Vectors of Registers

readVReg	Returns the values from reading a vector of registers (interfaces).
	<pre>function Vector#(n,a) readVReg ( Vector#(n, Reg#(a)) vrin) ;</pre>
writeVReg	Returns an Action which is the write of all registers in vr with the data from vdin.
	<pre>function Action writeVReg ( Vector#(n, Reg#(a)) vr,</pre>

# 3.3.7 Combining Vectors with Zip

The family of zip functions takes two or more vectors and combines them into one vector of Tuples. Several variations are provided for different resulting Tuples, as well as support for mis-matched vector sizes.

```
zip
            Combine two vectors into a vector of Tuples.
            function Vector#(vsize,Tuple2 #(a_type, b_type))
                   zip( Vector#(vsize, a_type) vecta,
                        Vector#(vsize, b_type) vectb);
zip3
             Combine three vectors into a vector of Tuple3.
            function Vector#(vsize,Tuple3 #(a_type, b_type, c_type))
                   zip3( Vector#(vsize, a_type) vecta,
                         Vector#(vsize, b_type) vectb,
                         Vector#(vsize, c_type) vectc);
zip4
             Combine four vectors into a vector of Tuple4.
            function Vector#(vsize,Tuple4 #(a_type, b_type, c_type, d_type))
                   zip4( Vector#(vsize, a_type) vecta,
                         Vector#(vsize, b_type) vectb,
                         Vector#(vsize, c_type) vectc,
                         Vector#(vsize, d_type) vectd);
zipAny
             Combine two vectors into one vector of pairs (2-tuples); result is as long as the
            smaller vector.
            function Vector#(vsize,Tuple2 #(a_type, b_type))
                   zipAny(Vector#(m,a_type) vect1,
                          Vector#(n,b_type) vect2);
               provisos (Max#(m,vsize,m), Max#(n, vsize, n));
unzip
            Separate a vector of pairs (i.e. a Tuple2#(a,b)) into a pair of two vectors.
            function Tuple2#(Vector#(vsize,a_type), Vector#(vsize, b_type))
                   unzip(Vector#(vsize,Tuple2 #(a_type, b_type)) vectab);
```

# **Examples - Combining Vectors with Zip**

Combine two vectors into a vector of Tuples.

```
// my_vector1 is a vector of elements {0,1,2,3,4}
// my_vector2 is a vector of elements {5,6,7,8,9}

my_vector3 = zip(my_vector1, my_vector2);
// my_vector3 is a vector of Tuples {(0,5),(1,6),(2,7),(3,8),(4,9)}
```

Separate a vector of pairs into a Tuple of two vectors.

#### 3.3.8 Mapping Functions over Vectors

A function can be applied to all elements of a vector, using high-order functions such as map. These functions take as an argument a function, which is applied to the elements of the vector.

```
Map a function over a vector, returning a new vector of results.

function Vector#(vsize,b_type)
map (function b_type func(a_type x),
Vector#(vsize, a_type) vect);
```

#### **Example - Mapping Functions over Vectors**

Consider the following code example which applies the extend function to each element of avector into a new vector, resultvector.

```
Vector#(13,Bit#(5)) avector;
Vector#(13,Bit#(10)) resultvector;
...
resultvector = map( extend, avector );

This is equivalent to saying:
    for (Integer i=0; i<13; i=i+1)
        resultvector[i] = extend(avector[i]);

Map a negate function over a Vector
    // my_vector1 is a vector of 5 elements {0,1,2,3,4}
    // negate is a function which makes each element negative

Vector #(5,Int #(32)) my_vector2 = map (negate, my_vector1);

// my_vector2 is a vector of 5 elements {0,-1,-2,-3,-4}</pre>
```

#### 3.3.9 ZipWith Functions

The zipWith functions combine two or more vectors with a function and generate a new vector. These functions combine features of map and zip functions.

```
zipWithAnv
             Combine two vectors with a function; result is as long as the smaller vector.
             function Vector#(vsize,c_type)
                       zipWithAny (function c_type func(a_type x, b_type y),
                                     Vector#(m,a_type) vecta,
                                     Vector#(n,b_type) vectb )
               provisos (Max#(n, vsize, n), Max#(m, vsize, m));
             Combine three vectors with a function.
 zipWith3
             function Vector#(vsize,d_type)
                      zipWith3(function d_type func(a_type x, b_type y, c_type z),
                               Vector#(vsize,a_type) vecta,
                               Vector#(vsize,b_type) vectb,
                               Vector#(vsize,c_type) vectc );
 zipWithAny3
               Combine three vectors with a function; result is as long as the smallest vector.
               function Vector#(vsize,c_type)
                  zipWithAny3(function d_type func(a_type x, b_type y, c_type z),
                               Vector#(m,a_type) vecta,
                               Vector#(n,b_type) vectb,
                               Vector#(o,c_type) vectc )
               provisos (Max#(n, vsize, n), Max#(m, vsize, m), Max#(o, vsize, o));
Examples - ZipWith
Create a vector by applying a function over the elements of 3 vectors.
     // the function add3 adds 3 values
     function Int#(n) add3 (Int #(n) a,Int #(n) b,Int #(n) c);
         Int#(n) d = a + b + c;
         return d:
     endfunction
     // Create the vector my_vector4 by adding the ith element of each of
     // 3 vectors (my_vector1, my_vector2, my_vector3) to generate the ith
     // element of my_vector4.
```

```
127
```

my\_vector4[i] = my\_vector1[i] + my\_vector2[i] + my\_vector3[i];

// creates 5 instances of the add3 function in hardware.

Vector #(5,Int #(8)) my\_vector4 = zipWith3(add3, my\_vector1, my\_vector2, my\_vector3);

// my\_vector1 = {0,1,2,3,4} // my\_vector2 = {5,6,7,8,9} // my\_vector3 = {10,11,12,13,14}

 $// my_vector4 = \{15,18,21,24,27\}$ 

// This is equivalent to saying:
 for (Integer i=0; i<5; i=i+1)</pre>

#### 3.3.10 Fold Functions

The fold family of functions reduces a vector to a single result by applying a function over all its elements. That is, given a vector of element\_type,  $V_0, V_1, V_2, ..., V_{n-1}$ , a seed of type b\_type, and a function func, the reduction for foldr is given by

$$func(V_0, func(V_1, ..., func(V_{n-2}, func(V_{n-1}, seed))));$$

Note that foldr start processing from the highest index position to the lowest, while foldl starts from the lowest index (zero), i.e. foldl is:

$$func(...(func(func(seed, V_0), V_1), ...)V_{n-1})$$

foldr	Reduce a vector by applying a function over all its elements. Start processing from the highest index to the lowest.
	<pre>function b_type foldr(function b_type func(a_type x, b_type y),</pre>
foldl	Reduce a vector by applying a function over all its elements. Start processing from the lowest index (zero).
	<pre>function b_type foldl (function b_type func(b_type y, a_type x),</pre>

The functions foldr1 and foldl1 use the first element as the seed. This means they only work on vectors of at least one element. Since the result type will be the same as the element type, there is no b\_type as there is in the foldr and foldl functions.

The fold function also operates over a non-empty vector, but processing is accomplished in a binary tree-like structure. Hence the depth or delay through the resulting function will be  $O(log_2(vsize)$  rather than O(vsize).

```
fold
              Reduce a vector by applying a function over all its elements, using a binary tree-
              like structure. The function returns the same type as the arguments.
              function element_type fold (
                       function element_type func(element_type y, element_type x),
                        Vector#(vsize,element_type) vect )
                provisos (Add#(1, xxx, vsize));
 mapPairs
               Map a function over a vector consuming two elements at a time. Any straggling
               element is processed by the second function.
               function Vector#(vsize2,b_type)
                         mapPairs (
                            function b_type func1(a_type x, a_type y),
                            function b_type func2(a_type x),
                            Vector#(vsize,a_type) vect )
                 provisos (Div#(vsize, 2, vsize2));
 joinActions
               Join a number of actions together. joinActions is used for static elaboration
               only, no hardware is generated.
               function Action joinActions (Vector#(vsize, Action) vactions);
 joinRules
               Join a number of rules together.joinRules is used for static elaboration only,
               no hardware is generated.
               function Rules joinRules (Vector#(vsize,Rules) vrules);
Example - Folds
     // my_vector1 is a vector of five integers {1,2,3,4,5}
```

 $// my_max = 45$ 

```
Use fold to find the sum of the elements in a vector.
     // \+ is a function which returns the sum of the elements
     // make sure you leave a space after the \+ and before the ,
     // This will build an adder tree, instantiating 4 adders, with a maximum
     // depth or delay of 3. If foldr1 or foldl1 were used, it would
     // still instantiate 4 adders, but the delay would be 4.
     my_sum = fold (\+ , my_vector1));
     // my_sum = 15
Use fold to find the element with the maximum value.
     // my_vector1 is a vector of five integers {2,45,5,8,32}
     my_max = fold (max, my_vector1);
```

Create a new vector using mapPairs. The function sum is applied to each pair of elements (the first and second, the third and fourth, etc.). If there is an uneven number of elements, the function pass is applied to the remaining element.

```
// sum is defined as c = a+b
function Int#(4) sum (Int #(4) a,Int #(4) b);
    Int#(4) c = a + b;
    return(c);
endfunction

// pass is defined as a
function Int#(4) pass (Int #(4) a);
    return(a);
endfunction

// my_vector1 has the elements {0,1,2,3,4}

my_vector2 = mapPairs(sum,pass,my_vector1);
// my_vector2 has the elements {1,5,4}
// my_vector2[0] = 0 + 1
// my_vector2[1] = 2 + 3
// my_vector2[2] = 4
```

#### 3.3.11 Scan Functions

The scan family of functions applies a function over a vector, creating a new vector result. The scan function is similar to fold, but the intermediate results are saved and returned in a vector, instead of returning just the last result. The result of a scan function is a vector. That is, given a vector of element\_type,  $V_0, V_1, ..., V_{n-1}$ , an initial value initb of type b\_type, and a function func, application of the scanr functions creates a new vector W, where

```
\begin{array}{rcl} W_n & = & init; \\ W_{n-1} & = & func(V_{n-1}, W_n); \\ W_{n-2} & = & func(V_{n-2}, W_{n-1}); \\ & \dots \\ W_1 & = & func(V_1, W_2); \\ W_0 & = & func(V_0, W_1); \end{array}
```

scanr

Apply a function over a vector, creating a new vector result. Processes elements from the highest index position to the lowest, and fill the resulting vector in the same way. The result vector is 1 element longer than the input vector.

sscanr	Apply a function over a vector, creating a new vector result. The elements are processed from the highest index position to the lowest. The $W_n$ element is dropped from the result. Input and output vectors are the same size.
	<pre>function Vector#(vsize,b_type)     sscanr(function b_type func(a_type x1, b_type x2),</pre>

The scanl function creates the resulting vector in a similar way as scanr except that the processing happens from the zeroth element up to the  $n^{th}$  element.

```
\begin{array}{rcl} W_0 & = & init; \\ W_1 & = & func(W_0,V_0); \\ W_2 & = & func(W_1,V_1); \\ & \dots \\ W_{n-1} & = & func(W_{n-2},V_{n-2}); \\ W_n & = & func(W_{n-1},V_{n-1}); \end{array}
```

The sscan1 function drops the first result, init, shifting the result index by one.

```
Apply a function over a vector, creating a new vector result. Processes elements from the zeroth element up to the n^{th} element. The first result, init, is dropped, shifting the result index up by one. Input and output vectors are the same size.

function Vector#(vsize,a_type)
sscanl(function a_type func(a_type x1, b_type x2),
a_type q,
Vector#(vsize, b_type) vect );
```

mapAccumL	Map a function, but pass an accumulator from head to tail.
	<pre>function Tuple2 #(a_type, Vector#(vsize,c_type))     mapAccumL (function Tuple2 #(a_type, c_type)         func(a_type x, b_type y), a_type x0,         Vector#(vsize,b_type) vect );</pre>

```
mapAccumR Map a function, but pass an accumulator from tail to head.

function Tuple2 #(a_type, Vector#(vsize,c_type))
mapAccumR(function Tuple2 #(a_type, c_type)
func(a_type x, b_type y), a_type x0,
Vector#(vsize,b_type) vect);
```

# Examples - Scan

Create a vector of factorials.

```
// \* is a function which returns the result of a multiplied by b
function Bit #(16) \* (Bit #(16) b, Bit #(8) a);
    return (extend (a) * b);
endfunction

// Create a vector of factorials by multiplying each input list element
// by the previous product (the output list element), to generate
// the next product. The seed is a Bit#(16) with a value of 1.
// The elements are processed from the zeroth element up to the $n^{th}$ element.
// my_vector1 = {1,2,3,4,5,6,7}
Vector#(8,Bit #(16)) my_vector2 = scanl (\*, 16'd1, my_vector1);
// 7 multipliers are generated
// my_vector2 = {1,1,2,6,24,120,720,5040}
// foldr with the same arguments would return just 5040.
```

#### 3.3.12 Monadic Operations

Within Bluespec, there are some functions which can only be invoked in certain contexts. Two common examples are: ActionValue, and module instantiation. ActionValues can only be invoked within an Action context, such as a rule block or an Action method, and can be considered as two parts - the action and the value. Module instantiation can similarly be considered, modules can only be instantiated in the module context, while the two parts are the module instantiation (the action performed) and the interface (the result returned). These situations are considered monadic.

When a monadic function is to be applied over a vector using map-like functions such as map, zipWith, or replicate, the monadic versions of these functions must be used. Moreover, the context requirements of the applied function must hold. The common application for these functions is in the generation (or instantiation) of vectors of hardware components.

 $\mathtt{mapM}$ 

Takes a monadic function and a vector, applies the function to all vector elements, and throws away the resulting vector leaving the action in its context.

#### zipWithM

Take a monadic function (which takes two arguments) and two vectors; the function applied to the corresponding element from each vector would return an action and result. Perform all those actions and return the vector of corresponding results.

#### zipWithM\_

Take a monadic function (which takes two arguments) and two vectors; the function is applied to the corresponding element from each vector. This is the same as zipWithM but the resulting vector is thrown away leaving the action in its context.

#### **Examples - Creating a Vector of Registers**

The following example shows some common uses of the Vector type. We first create a vector of registers, and show how to populate this vector. We then continue with some examples of accessing and updating the registers within the vector, as well as alternate ways to do the same.

```
// First define a variable to hold the register interfaces.
// Notice the variable is really a vector of Interfaces of type Reg,
// not a vector of modules.
Vector#(10,Reg#(DataT))
                          vectRegs ;
// Now we want to populate the vector, by filling it with Reg type
// interfaces, via the mkReg module.
// Notice that the replicateM function is used instead of the
// replicate function since mkReg function is creating a module.
vectRegs <- replicateM( mkReg( 0 ) );</pre>
// ...
// A rule showing a read and write of one register within the
// vector.
// The readReg function is required since the selection of an
// element from vectRegs returns a Reg#(DType) interface, not the
// value of the register. The readReg functions converts from a
```

```
// Reg#(DataT) type to a DataT type.
rule zerothElement ( readReg( vectRegs[0] ) > 20 );
   // set 0 element to 0
   // The parentheses are required in this context to give
   // precedence to the selection over the write operation.
   (vectRegs[0]) <= 0 ;
   // Set the 1st element to 5
   // An alternate syntax
   vectRegs[1]._write(5);
endrule
rule lastElement ( readReg( vectRegs[9] ) > 200 ) ;
   // Set the 9th element to -10000
   (vectRegs[9]) <= -10000 ;
endrule
// These rules defined above can execute simultaneously, since
// they touch independent registers
// Here is an example of dynamic selection, first we define a
// register to be used as the selector.
Reg#(UInt#(4)) selector <- mkReg(0);</pre>
// Now define another Reg variable which is selected from the
// vectReg variable. Note that no register is created here, just
// an alias is defined.
Reg#(DataT) thisReg = select(vectRegs, selector ) ;
//The above statement is equivalent to:
//Reg#(DataT) thisReg = vectRegs[selector] ;
// If the selected register is greater than 20'h7_0000, then its
// value is reset to zero. Note that the vector update function is
// not required since we are changing the contents of a register
// not the vector vectReg.
rule reduceReg( thisReg > 20'h7_0000 ) ;
   thisReg <= 0 ;</pre>
   selector <= ( selector < 9 ) ? selector + 1 : 0 ;</pre>
endrule
// As an alternative, we can define N rules which each check the
// value of one register and update accordingly. This is done by
// generating each rule inside an elaboration-time for-loop.
Integer i; // a compile time variable
for (i = 0; i < 10; i = i + 1) begin
   rule checkValue( readReg( vectRegs[i] ) > 20'h7_0000 ) ;
      (vectRegs[i]) <= 0 ;</pre>
   endrule
end
```

# 3.3.13 Converting to and from Vectors

There are functions which convert between Vectors and other types.

toList	Convert a Vector to a List.
	<pre>function List#(element_type)      toList (Vector#(vsize, element_type) vect);</pre>
toVector	Convert a List to a Vector.
	<pre>function Vector#(vsize, element_type)     toVector ( List#(element_type) lst);</pre>
arrayToVector	Convert an array to a Vector.
	<pre>function Vector#(vsize, element_type)     arrayToVector ( element_type[ ] arr);</pre>
vectorToArray	Convert a Vector to an array.
	<pre>function element_type[]   vectorToArray (Vector#(vsize, element_type) vect);</pre>
toChunks	Convert a value to a Vector of chunks, possibly padding the final chunk. The input type and size as well as the chunk type and size are determined from their types.
	<pre>function Vector#(n_chunk, chunk_type) toChunks(type_x x)    provisos( Bits#(chunk_type, chunk_sz), Bits#(type_x, x_sz)        , Div#(x_sz, chunk_sz, n_chunk) );</pre>

# **Example - Converting to and from Vectors**

```
Convert the vector my_vector to a list named my_list.
```

```
Vector#(5,Int#(13)) my_vector;
List#(Int#(13)) my_list = toList(my_vector);
```

# 3.3.14 ListN

# Package name

```
import ListN :: *;
```

#### Description

ListN is an alternative implementation of Vector which is preferred for sequential list processing functions, such as head, tail, map, fold, etc. All Vector functions are available, by substituting ListN for Vector. See the Vector documentation (3.3) for details. If the implementation requires random access to items in the list, the Vector construct is recommended. Using ListN where Vectors is recommended (and visa-versa) can lead to very long static elaboration times.

The ListN package defines an abstract data type which is a ListN of a specific length. Functions which create and operate on this type are also defined within this package. Because it is abstract, there are no constructors available for this type (like Cons and Nil for the List type).

```
struct ListN#(vsize,a_type) \cdots abstract \cdots
```

Here, the type variable "a\_type" represents the type of the contents of the listN while type variable "vsize" represents the length of the ListN.

# 3.4 Aggregation: Lists

### **Package**

```
import List :: * ;
```

## Description

The List package defines a data type and functions which create and operate on this data type. Lists are similar to Vectors, but are used when the number of items on the list may vary at compile-time or need not be strictly enforced by the type system. All elements of a list must be of the same type. The list type is defined as a tagged union as follows.

```
typedef union tagged {
    void Nil;
    struct {
        a head;
        List #(a) tail;
    } Cons;
} List #(type a);
```

A list is tagged Nil if it has no elements, otherwise it is tagged Cons. Cons is a structure of a single element and the rest of the list.

Lists are most often used during static elaboration (compile-time) to manipulate collections of objects. Since List#(element\_type) is not in the Bits typeclass, lists cannot be stored in registers or other dynamic elements. However, one can have a list of registers or variables corresponding to hardware functions.

### Data classes

**FShow** The **FShow** class provides the function **fshow** which can be applied to a **List** and returns an associated **Fmt** object showing:

```
<List elem1 elem2 ...>
```

where the elemn are the elements of the list with fshow applied to each element value.

#### 3.4.1 Creating and Generating Lists

```
Adds an element to a list. The new element will be at the 0th position.
cons
             function List#(element_type)
                   cons (element_type x, List#(element_type) xs);
             Create a list of Integers counting up over a range of numbers, from m to n. If m
upto
             > n, an empty list (Nil) will be returned.
             List#(Integer) upto(Integer m, Integer n);
             Generate a list of n elements by replicating the given argument, elem.
replicate
             function List#(element_type)
                    replicate(Integer n, element_type elem);
             Append two lists, returning the combined list. The elements of both lists must be
append
             the same datatype, element_type. The combined list will contain all the elements
             of xs followed in order by all the elements of ys.
             function List#(element_type)
                    append(List#(element_type) xs, List#(element_type) ys);
concat
             Append (concatenate) many lists, that is a list of lists, into one list.
             function List# (element_type)
                    concat (List#(List#(element_type)) xss);
```

# **Examples - Creating and Generating Lists**

```
Create a new list, my_list, of elements of datatytpe Int#(32) which are undefined
    List #(Int#(32)) my_list;

Create a list, my_list, of five 1's
    List #(Int #(32)) my_list = replicate (5,32'd1);

//my_list = {1,1,1,1,1}

Create a new list using the upto function
    List #(Integer) my_list2 = upto (1, 5);

//my_list2 = {1,2,3,4,5}
```

# 3.4.2 Extracting Elements and Sub-Lists

[i]

The square-bracket notation is available to extract an element from a list or update an element within it. Extracts or updates the ith element, where the first element is [0]. Index i must be of an acceptable index type (e.g. Integer, Bit#(n), Int#(n) or UInt#(n)). The square-bracket notation for lists can also be used with register writes.

```
anyList[i];
anyList[i] = newValue;
```

select

The select function is another form of the subscript notation ([i]), mainly provided for backwards-compatibility. The select function is also useful as an argument to higher-order functions. The subscript notation is generally recommended because it will report a more useful position for any selection errors.

```
function element_type
    select(List#(element_type) alist, idx_type index);
```

#### update

Update an element in a list returning a new list with one element changed/updated. This function does not change the given list. This is another form of the subscript notation (see above), mainly provided for backwards compatibility. The update function may also be useful as an argument to a higher-order function. The subscript notation is generally recommended because it will report a more useful position for any update errors.

#### oneHotSelect

Select a list element with a Boolean list. The Boolean list should have exactly one element that is True, otherwise the result is undefined. The returned element is the one in the corresponding position to the True element in the Boolean list.

head	Extract the first element of a list. The input list must have at least 1 element, or an error will be returned.
	<pre>function element_type head (List#(element_type) listIn);</pre>
last	Extract the last element of a list. The input list must have at least 1 element, or an error will be returned.
	<pre>function element_type last (List#(element_type) alist);</pre>
tail	Remove the head element of a list leaving the remaining elements in a smaller list.  The input list must have at least 1 element, or an error will be returned.
	<pre>function List#(element_type) tail (List#(element_type) alist);</pre>
init	Remove the last element of a list the remaining elements in a smaller list. The input list must have at least one element, or an error will be returned.
	<pre>function List#(element_type) init (List#(element_type) alist);</pre>
take	Take a number of elements from a list starting from index 0. The number to take is specified by the argument n. If the argument is greater than the number of elements on the list, the function stops taking at the end of the list and returns the entire input list.
	<pre>function List#(element_type)      take (Integer n, List#(element_type) alist);</pre>
drop	Drop a number of elements from a list starting from index 0. The number to drop is specified by the argument n. If the argument is greater than the number of elements on the list, the entire input list is dropped, returning an empty list.
	<pre>function List#(element_type)     drop (Integer n, List#(element_type) alist);</pre>

filter	Create a new list from a given list where the new list has only the elements which satisfy the predicate function.  function List#(element_type)
	filter (function Bool pred(element_type),  List#(element_type) alist);
find	Return the first element that satisfies the predicate or Nothing if there is none.
	<pre>function Maybe#(element_type)     find (function Bool pred(element_type),         List#(element_type) alist);</pre>
lookup	Returns the value in an association list or Nothing if there is no matching value.
	<pre>function Maybe#(b_type)     lookup (a_type key, List#(Tuple2#(a_type, b_type)) alist)     provisos(Eq#(a_type));</pre>
takeWhile	Returns the first set of elements of a list which satisfy the predicate function.
	<pre>function List#(element_type)      takeWhile (function Bool pred(element_type x),</pre>
takeWhileRe	Returns the last set of elements on a list which satisfy the predicate function.
	<pre>function List#(element_type)     takeWhileRev (function Bool pred(element_type x),</pre>
dropWhile	Removes the first set of elements on a list which satisfy the predicate function, returning a list with the remaining elements.
	<pre>function List#(element_type)     dropWhile (function Bool pred(element_type x),         List#(element_type) alist);</pre>

```
Removes the last set of elements on a list which satisfy the predicate function, returning a list with the remaining elements.

function List#(element_type)
dropWhileRev (function Bool pred(element_type x),
List#(element_type) alist);
```

#### **Examples - Extracting Elements and Sub-Lists**

```
Extract the element from a list, my_list, at the position of index.
     //my_list = \{1,2,3,4,5\}, index = 3
     newvalue = select (my_list, index);
     //newvalue = 4
Extract the zeroth element of the list my_list.
     //my_list = \{1,2,3,4,5\}
     newvalue = head(my_list);
     //newvalue = 1
Create a list, my_list2, of size 4 by removing the head (zeroth) element of the list my_list1.
     //my_list1 is a list with 5 elements, \{0,1,2,3,4\}
     List #(Int #(32)) my_list2 = tail (my_list1);
     List #(Int #(32)) my_list3 = tail(tail(tail(tail(tail(tail(my_list1);
     //my_list2 = \{1,2,3,4\}
     //my_list3 = Nil
Create a 2 element list, my_list2, by taking the first two elements of the list my_list1.
     //my_list1 is list with 5 elements, \{0,1,2,3,4\}
     List #(Int #(4)) my_list2 = take (2,my_list1);
     //my_list2 = {0,1}
```

The number of elements specified to take in take can be greater than the number of elements on the list, in which case the entire input list will be returned.

```
//my_list1 is list with 5 elements, {0,1,2,3,4}
List #(Int #(4)) my_list2 = take (7,my_list1);

//my_list2 = {0,1,2,3,4}

Select an element based on a boolean list.

//my_list1 is a list of unsigned integers, {1,2,3,4,5}

//my_list2 is a list of Booleans, only one value in my_list2 can be True.

//my_list2 = {False, False, True, False,False, False, False}.

result = oneHotSelect (my_list2, my_list1));

//result = 3
```

Create a list by removing the initial segment of a list that meets a predicate.

```
//the predicate function is a < 2
function Bool lessthan2 (Int #(4) a);
    return (a < 2);
endfunction

//my_list1 = {0,1,2,0,1,7,8}

List #(Int #(4)) my_result = (dropWhile(lessthan2, my_list1));

//my_result = {2,0,1,7,8}</pre>
```

# 3.4.3 List to List Functions

rotate	Move the first element to the last and shift each element to the next higher index.
	<pre>function List#(element_type) rotate (List#(element_type) alist);</pre>
rotateR	Move last element to the beginning and shift each element to the next lower index.
	<pre>function List#(element_type) rotateR (List#(element_type) alist);</pre>
reverse	Reverse element order
	<pre>function List#(element_type) reverse(List#(element_type) alist);</pre>
transpose	Matrix transposition of a list of lists.
	<pre>function List#(List#(element_type))      transpose ( List#(List#(element_type)) matrix );</pre>
sort	Uses the ordering defined for the element_type data type to return a list in ascending order. The type element_type must be in the Ord type class.
	<pre>function List#(element_type) sort(List#(element_type) alist)   provisos(Ord#(element_type));</pre>

sortBy

Generalizes the sort function to use an arbitrary ordering function defined by the comparison function comparef in place of the Ord instance for element\_type.

group

Returns a list of the contiguous subsequences of equal elements (according to the Eq instance for element\_type) found in its input list. Every element in the input list will appear in exactly one sublist of the result. Every sublist will be a non-empty list of equal elements. For any list, x, concat(group(x)) == x.

```
function List#(List#(element_type)) group (List#(element_type) alist)
  provisos(Eq#(element_type));
```

groupBy

Generalizes the group function to use an arbitrary equivalence relation defined by the comparison function eqf in place of the Eq instance for element\_type.

#### **Examples - List to List Functions**

Create a list by moving the last element to the first, then shifting each element to the right.

Use sort to create a new list

```
//my_list1 has the values: {3,2,5,4,1}

my_list2 = sort(my_list1);

//my_list2 has the values: {1,2,3,4,5}

Use group to create a list of lists

//my_list1 is a list of elements {Mississippi}

my_list2 = group(my_list1);

//my_list2 is a list of lists:
{{M},{i},{ss},{i},{ss},{i},{pp},{i}}
```

## 3.4.4 Tests on Lists

== !=	Lists can be compared for equality if the elements in the list can be compared.
	<pre>instance Eq #( List#(element_type) )   provisos( Eq#( element_type ) ) ;</pre>
elem	Check if a value is an element in a list.
	<pre>function Bool elem (element_type x, List#(element_type) alist )   proviso (Eq#(element_type));</pre>
length	Determine the length of a list. Can be done at elaboration time only.
	<pre>function Integer length (List#(element_type) alist );</pre>
any	Test if a predicate holds for any element of a list.
	<pre>function Bool any(function Bool pred(element_type x1),</pre>
all	Test if a predicate holds for all elements of a list.
	<pre>function Bool all(function Bool pred(element_type x1),</pre>

or	Combine all elements in a Boolean list with a logical or. Returns True if any elements in the list are True.
	function Bool or (List# (Bool) bool_list);
and	Combine all elements in a Boolean list with a logical and. Returns True if all elements in the list are true.
	function Bool and (List# (Bool) bool_list);

### **Examples - Tests on Lists**

```
Test that all elements of the list my_list1 are positive integers
     function Bool isPositive (Int #(32) a);
          return (a > 0)
     endfunction
     // function isPositive checks that "a" is a positive integer
     // if my_list1 has n elements, n instances of the predicate
     // function isPositive will be generated.
     if (all(isPositive, my_list1))
        $display ("List contains all negative values");
Test if any elements in the list are positive integers.
     // function isPositive checks that "a" is a positive integer
     // if my_list1 has n elements, n instances of the predicate
     // function isPositive will be generated.
     if (any(pos, my_list1))
        $display ("List contains some negative values");
Check if the integer 5 is in my_list
     // if my_list contains n elements, elem will generate n copies
     // of the eqt Test
     if (elem(5,my_list))
        $display ("List contains the integer 5");
```

## 3.4.5 Combining Lists with Zip Functions

The family of zip functions takes two or more lists and combines them into one list of Tuples. Several variations are provided for different resulting Tuples. All variants can handle input lists of different sizes. The resulting lists will be the size of the smallest list.

```
Separate a list of pairs (i.e. a Tuple2#(a,b)) into a pair of two lists.

function Tuple2#(List#(a_type), List#(b_type))
    unzip(List#(Tuple2 #(a_type, b_type)) listab);
```

## **Examples - Combining Lists with Zip**

```
Combine two lists into a list of Tuples
    //my_list1 is a list of elements {0,1,2,3,4,5,6,7}
    //my_list2 is a list of elements {True,False,True,True,False}

my_list3 = zip(my_list1, my_list2);

//my_list3 is a list of Tuples {(0,True),(1,False),(2,True),(3,True),(4,False)}

Separate a list of pairs into a Tuple of two lists
    //my_list is a list of pairs {(0,5),(1,6),(2,7),(3,8),(4,9)}

Tuple2#(List#(Int#(5)),List#(Int#(5))) my_list2 = unzip(my_list);

//my_list2 is ({0,1,2,3,4},{5,6,7,8,9})
```

## 3.4.6 Mapping Functions over Lists

A function can be applied to all elements of a list, using high-order functions such as map. These functions take as an argument a function, which is applied to the elements of the list.

map	Map a function over a list, returning a new list of results.
	<pre>function List#(b_type) map (function b_type func(a_type),</pre>

## **Example - Mapping Functions over Lists**

Consider the following code example which applies the extend function to each element of alist creating a new list, resultlist.

```
List#(Bit#(5)) alist;
List#(Bit#(10)) resultlist;
...
resultlist = map( extend, alist );

This is equivalent to saying:
   for (Integer i=0; i<13; i=i+1)
        resultlist[i] = extend(alist[i]);

Map a negate function over a list
   //my_list1 is a list of 5 elements {0,1,2,3,4}
   //negate is a function which makes each element negative
   List #(Int #(32)) my_list2 = map (negate, my_list1);
   //my_list2 is a list of 5 elements {0,-1,-2,-3,-4}</pre>
```

## 3.4.7 ZipWith Functions

The zipWith functions combine two or more lists with a function and generate a new list. These functions combine features of map and zip functions.

```
Combine two lists with a function. The lists do not have to have the same number of elements.

function List#(c_type)
    zipWith (function c_type func(a_type x, b_type y),
        List#(a_type) listx,
        List#(b_type) listy );

ZipWith3

Combine three lists with a function. The lists do not have to have the same number of elements.

function List#(d_type)
    zipWith3(function d_type func(a_type x, b_type y, c_type z),
        List#(a_type) listx,
        List#(b_type) listy,
        List#(c_type) listz );
```

Combine four lists with a function. The lists do not have to have the same number of elements.

function List#(e\_type) zipWith4

(function e\_type func(a\_type x, b\_type y, c\_type z, d\_type w),

List#(a\_type) listx,

List#(b\_type) listy,

List#(c\_type) listz

List#(d\_type) listx );

#### Examples - ZipWith

Create a list by applying a function over the elements of 3 lists.

```
//the function add3 adds 3 values
function Int#(8) add3 (Int #(8) a,Int #(8) b,Int #(8) c);
    Int#(8) d = a + b + c;
    return(d);
endfunction
//Create the list my_list4 by adding the ith element of each of
//3 lists (my_list1, my_list2, my_list3) to generate the ith
//element of my_list4.
//my_list1 = {0,1,2,3,4}
//my_list2 = \{5,6,7,8,9\}
//my_list3 = \{10,11,12,13,14\}
List #(Int #(8)) my_list4 = zipWith3(add3, my_list1, my_list2, my_list3);
//my_list4 = \{15,18,21,24,27\}
// This is equivalent to saying:
   for (Integer i=0; i<5; i=i+1)</pre>
      my_list4[i] = my_list1[i] + my_list2[i] + my_list3[i];
```

## 3.4.8 Fold Functions

The fold family of functions reduces a list to a single result by applying a function over all its elements. That is, given a list of element\_type,  $L_0, L_1, L_2, ..., L_{n-1}$ , a seed of type b\_type, and a function func, the reduction for foldr is given by

```
func(L_0, func(L_1, ..., func(L_{n-2}, func(L_{n-1}, seed))));
```

Note that foldr start processing from the highest index position to the lowest, while foldl starts from the lowest index (zero), i.e.,

$$func(...(func(func(seed, L_0), L_1), ...)L_{n-1})$$

foldr	Reduce a list by applying a function over all its elements. Start processing from the highest index to the lowest.
	<pre>function b_type foldr(b_type function func(a_type x, b_type y),</pre>
foldl	Reduce a list by applying a function over all its elements. Start processing from the lowest index (zero).
	<pre>function b_type foldl (b_type function func(b_type y, a_type x),</pre>

The functions foldr1 and foldl1 use the first element as the seed. This means they only work on lists of at least one element. Since the result type will be the same as the element type, there is no b\_type as there is in the foldr and foldl functions.

foldr1	foldr function for a non-zero sized list. Uses element $L_{n-1}$ as the seed. List must have at least 1 element.
	<pre>function element_type foldr1     (element_type function func(element_type x, element_type y),     List#(element_type) alist);</pre>
foldl1	fold1 function for a non-zero sized list. Uses element $L_0$ as the seed. List must have at least 1 element.
	<pre>function element_type foldl1      (element_type function func(element_type y, element_type x),      List#(element_type) alist);</pre>

The fold function also operates over a non-empty list, but processing is accomplished in a binary tree-like structure. Hence the depth or delay through the resulting function will be  $O(log_2(lsize)$  rather than O(lsize).

	fold	Reduce a list by applying a function over all its elements, using a binary tree-like structure. The function returns the same type as the arguments.	
	<pre>function element_type fold      (element_type function func(element_type y, element_type x),      List#(element_type) alist );</pre>		

```
joinActions

Join a number of actions together.

function Action joinActions (List#(Action) list_actions);

joinRules

Join a number of rules together.

function Rules joinRules (List#(Rules) list_rules);

mapPairs

Map a function over a list consuming two elements at a time. Any straggling element is processed by the second function.

function List#(b_type)
    mapPairs (
    function b_type func1(a_type x, a_type y),
    function b_type func2(a_type x),
    List#(a_type) alist);
```

## **Example - Folds**

```
// my_list1 is a list of five integers {1,2,3,4,5}
// \+ is a function which returns the sum of the elements

my_sum = foldr (\+ , 0, my_list1));

// my_sum = 15

Use fold to find the element with the maximum value
// my_list1 is a list of five integers {2,45,5,8,32}

my_max = fold (max, my_list1);

// my_max = 45
```

Create a new list using mapPairs. The function sum is applied to each pair of elements (the first and second, the third and fourth, etc.). If there is an uneven number of elements, the function pass is applied to the remaining element.

```
//sum is defined as c = a+b
function Int#(4) sum (Int #(4) a,Int #(4) b);
    Int#(4) c = a + b;
        return(c);
endfunction

//pass is defined as a
function Int#(4) pass (Int #(4) a);
        return(a);
endfunction

//my_list1 has the elements {0,1,2,3,4}
```

```
my_list2 = mapPairs(sum,pass,my_list1);
//my_list2 has the elements {1,5,4}
//my_list2[0] = 0 + 1
//my_list2[1] = 2 + 3
//my_list2[3] = 4
```

#### 3.4.9 Scan Functions

The scan family of functions applies a function over a list, creating a new List result. The scan function is similar to fold, but the intermediate results are saved and returned in a list, instead of returning just the last result. The result of a scan function is a list. That is, given a list of element\_type,  $L_0, L_1, ..., L_{n-1}$ , an initial value initb of type b\_type, and a function func, application of the scanr functions creates a new list W, where

```
\begin{array}{rcl} W_n & = & init; \\ W_{n-1} & = & func(L_{n-1}, W_n); \\ W_{n-2} & = & func(L_{n-2}, W_{n-1}); \\ & \cdots \\ W_1 & = & func(L_1, W_2); \\ W_0 & = & func(L_0, W_1); \end{array}
```

scanr

Apply a function over a list, creating a new list result. Processes elements from the highest index position to the lowest, and fills the resulting list in the same way. The result list is one element longer than the input list.

sscanr

Apply a function over a list, creating a new list result. The elements are processed from the highest index position to the lowest. Drops the  $W_n$  element from the result. Input and output lists are the same size.

The scanl function creates the resulting list in a similar way as scanr except that the processing happens from the zeroth element up to the nth element.

```
W_0 = init;

W_1 = func(W_0, L_0);
```

```
W_2 = func(W_1, L_1);
...
W_{n-1} = func(W_{n-2}, L_{n-2});
W_n = func(W_{n-1}, L_{n-1});
```

The sscanl function drops the first result, *init*, shifting the result index by one.

```
Apply a function over a list, creating a new list result. Processes elements from
scanl
             the zeroth element up to the nth element. The result list is 1 element longer than
             the input list.
             function List#(a_type)
                       scanl(function a_type func(a_type x1, b_type x2),
                              a_type inita,
                             List#(b_type) alist);
sscanl
             Apply a function over a list, creating a new list result. Processes elements from
             the zeroth element up to the nth element. Drop the first result, init, shifting the
             result index by one. The length of the input and output lists are the same.
             function List#(a_type)
                       sscanl(function a_type func(a_type x1, b_type x2),
                               a_type inita,
                               List#(b) alist );
             Map a function, but pass an accumulator from head to tail.
mapAccumL
             function Tuple2 #(a_type, List#(c_type))
                       mapAccumL (function Tuple2 #(a_type, c_type)
                                   func(a_type x, b_type y),a_type x0,
                                   List#(b_type) alist );
mapAccumR
             Map a function, but pass an accumulator from tail to head.
             function Tuple2 #(a_type, List#(c_type))
                       mapAccumR(function Tuple2 #(a_type, c_type)
                                  func(a_type x, b_type y),a_type x0,
                                  List#(b_type) alist );
```

## Examples - Scan

Create a list of factorials

```
//the function my_mult multiplies element a by element b
function Bit #(16) my_mult (Bit #(16) b, Bit #(8) a);
  return (extend (a) * b);
```

# endfunction // Create a list of factorials by multiplying each input list element // by the previous product (the output list element), to generate // the next product. The seed is a Bit#(16) with a value of 1. // The elements are processed from the zeroth element up to the nth element. //my\_list1 = {1,2,3,4,5,6,7} List #(Bit #(16)) my\_list2 = scanl (my\_mult, 16'd1, my\_list1); //my\_list2 = {1,1,2,6,24,120,720,5040}

## 3.4.10 Monadic Operations

Within Bluespec, there are some functions which can only be invoked in certain contexts. Two common examples are: ActionValue, and module instantiation. ActionValues can only be invoked within an Action context, such as a rule block or an Action method, and can be considered as two parts - the action and the value. Module instantiation can similarly be considered, modules can only be instantiated in the module context, while the two parts are the module instantiation (the action performed) and the interface (the result returned). These situations are considered monadic.

When a monadic function is to be applied over a list using map-like functions such as map, zipWith, or replicate, the monadic versions of these functions must be used. Moreover, the context requirements of the applied function must hold.

## zipWithM

Take a monadic function (which takes two arguments) and two lists; the function applied to the corresponding element from each list would return an action and result. Perform all those actions and return the list of corresponding results.

## zipWith3M

Same as zipWithM but combines three lists with a function. The function is applied to the corresponding element from each list and returns an action and the list of corresponding results.

```
function m#(List#(d_type))
    zipWith3M( function m#(d_type)
        func(a_type x, b_type y, c_type z),
        List#(a_type) alist ,
        List#(b_type) blist,
        List#(c_type) clist )
provisos (Monad#(m));
```

## replicateM

Generate a list of elements by using the given monadic value repeatedly.

## 3.5 Math

#### 3.5.1 Real

## Package

```
import Real :: *;
```

## Description

The Real library package defines functions to operate on and manipulate real numbers. Real numbers are numbers with a fractional component. They are also of limited precision. The Real data type is described in section 2.2.6.

### Constants

The constant  $pi(\pi)$  is defined.

pi	The value of the constant pi $(\pi)$ .
	Real pi;

# **Trigonometric Functions**

The following trigonometric functions are provided: sin, cos, tan, sinh, cosh, tanh, asin, acos, atan, asinh, acosh, atanh, and atan2.

	sn, atann, and atan2.
sin	Returns the sine of x.
	function Real sin (Real x);
cos	Returns the cosine of x.
	function Real cos (Real x);
tan	Returns the tangent of x.
	function Real tan (Real x);
sinh	Returns the hyperbolic sine of x.
	function Real sinh (Real x);
cosh	Returns the hyperbolic cosine of x.
	function Real cosh (Real x);
tanh	Returns the hyperbolic tangent of x.
	function Real tanh (Real x);

asinh	Returns the inverse hyperbolic sine of x.
	function Real asinh (Real x);
acosh	Returns the inverse hyperbolic cosine of x.
	function Real acosh (Real x);
atanh	Returns the inverse hyperbolic tangent of x.
	function Real atanh (Real x);
atan2	Returns $atan(x/y)$ . $atan2(1,x)$ is equivalent to $atan(x)$ , but provides more precision when required by the division of $x/y$ .
	function Real atan2 (Real y, Real x);

# **Arithmetic Functions**

pow	The element x is raised to the y power. An alias for **. $pow(x,y) = x**y = x^y$ .
	function Real pow (Real x, Real y);

sqrt	Returns the square root of x. Returns an error if x is negative.	
	function Real sqrt (Real x);	

# **Conversion Functions**

The following four functions are used to convert a Real to an Integer.

trunc	Converts a Real to an Integer by removing the fractional part of x, which can be positive or negative. trunc(1.1) = 1, trunc(-1.1)= -1.
	<pre>function Integer trunc (Real x);</pre>

round	Converts a Real to an Integer by rounding to the nearest whole number5 rounds up in magnitude. round(1.5) = 2, round(-1.5)= -2.
	function Integer round (Real x);

ceil	Converts a Real to an Integer by rounding to the higher number, regardless of sign. ceil(1.1) = 2, ceil(-1.1) = -1.	
	function Integer ceil (Real x);	

floor	Converts a Real to an Integer by rounding to the lower number, regardless of sign. floor(1.1) = 1, floor(-1.1) = -2.
	<pre>function Integer floor (Real x);</pre>

There are also two system functions \$realtobits and \$bitstoreal, defined in the Prelude (section 2.2.6) which provide conversion to and from IEEE 64-bit vectors (Bit#(64)).

# **Introspection Functions**

isInfinite	Returns True if the value of x is infinite, False if x is finite.
	<pre>function Bool isInfinite (Real x);</pre>

isNegativeZero	Returns True if the value of x is negative zero.
	<pre>function Bool isNegativeZero (Real x);</pre>

splitReal	Returns a Tuple containing the whole $(n)$ and fractional $(f)$ parts of $\mathbf{x}$ such that $n+f=x$ . Both values have the same sign as $\mathbf{x}$ . The absolute value of the fractional part is guaranteed to be in the range $[0,1)$ .		
		<pre>function Tuple2#(Integer, Real) splitReal (Real x);</pre>	

#### decodeReal

Returns a Tuple3 containing the sign, the fraction, and the exponent of a real number. The second part (the first Integer) represents the fractional part as a signed Integer value. This can be converted to an Int#(54) (52 bits, plus hidden bit, plus the sign bit). The last value is a signed Integer representing the exponent, which can be be converted to an Int#(11) . The real number is represented exactly as  $(fractional \times 2^{exp})$ . The Bool represents the sign and is True for positive and positive zero, False for negative and negative zero. Since the second value is a signed value, the Bool is redundant except for zero values.

function Tuple3#(Bool, Integer, Integer) decodeReal (Real x);

## realToDigits

Deconstructs a real number into its digits. The function takes a base and a real number and returns a list of digits and an exponent (ignoring the sign). In particular, if  $x \geq 0$ , and realToDigits(base,x) returned a list of digits d1, d2, ..., dn and an exponent e, then:

- n > 1
- $abs(x) = 0.d1d2...dn * (base^e)$
- $0 \le di \le base-1$

#### 3.5.2 OInt

#### **Package**

import OInt :: \*;

## Description

The OInt#(n) type is an abstract type that can store a number in the range "0..n-1". The representation of a OInt#(n) takes up n bits, where exactly one bit is a set to one, and the others are zero, i.e., it is a *one-hot* decoded version of the number. The reason to use a OInt number is that the select operation is more efficient than for a binary-encoded number; the code generated for select takes advantage of the fact that only one of the bits may be set at a time.

## Types and type classes

Definition of OInt

typedef ... OInt #(numeric type n) ...;

	Type Classes used by OInt													
	Bits   Eq   Literal   Arith   Ord   Bounded   Bit   Bit   Bit													
OInt	OInt $\sqrt{}\sqrt{}$													

#### **Functions**

A binary-encoded number can be converted to an OInt.

toOInt	Converts from a bit-vector in unsigned binary format to an OInt. An out-of-range number gives an unspecified result.
	<pre>function OInt#(n) toOInt(Bit#(k) k)  provisos( Log#(n,k)) ;</pre>

An OInt can be converted to a binary-encoded number.

fromOInt	Converts an OInt to a bit-vector in unsigned binary format.
	<pre>function Bit#(k) fromOInt(OInt#(n) o)   provisos( Log#(n,k)) ;</pre>

An OInt can be used to select an element from a Vector in an efficient way.

#### 3.5.3 Complex

#### Package

```
import Complex :: *;
```

## Description

The Complex package provides a representation for complex numbers plus functions to operate on variables of this type. The basic representation is the Complex structure, which is polymorphic on the type of data it holds. For example, one can have complex numbers of type Int or of type FixedPoint. A Complex number is represented in two part, the real part (rel) and the imaginary part (img). These fields are accessible though standard structure addressing, i.e., foo.rel and foo.img where foo is of type Complex.

```
typedef struct {
        any_t rel;
        any_t img;
    } Complex#(type any_t)
deriving ( Bits, Eq );
```

#### Types and type classes

The Complex type belongs to the Arith, Literal, SaturatingArith, and FShow type classes. Each type class definition includes functions which are then also defined for the data type. The Prelude library definitions (Section 2) describes which functions are defined for each type class.

	Type Classes used by Complex													
Bits Eq Literal Arith Ord Bounded Bit Bit FSho														
wise Reduction Extend														
Complex	$\sqrt{}$													

Arith The type Complex belongs to the Arith type class, hence the common infix operators (+, -, \*, and /) are defined and can be used to manipulate variables of type Complex. The remaining arithmetic operators are not defined for the Complex type. Note however, that some functions generate more hardware than may be expected. The complex multiplication (\*) produces four multipliers in a combinational function; some other modules could accomplish the same function with less hardware but with greater latency. The complex division operator (/) produces 6 multipliers, and a divider and may not always be synthesizable with downstream tools.

```
instance Arith#( Complex#(any_type) )
    provisos( Arith#(any_type) );
```

**Literal** The Complex type is a member of the Literal class, which defines a conversion from the compile-time Integer type to Complex type with the fromInteger function. This function converts the Integer to the real part, and sets the imaginary part to 0.

```
instance Literal#( Complex#(any_type) )
   provisos( Literal#(any_type) );
```

SaturatingArith The SaturatingArith class provides the functions satPlus, satMinus, boundedPlus, and boundedMinus. These are modified plus and minus functions which saturate to values defined by the SaturationMode when the operations would otherwise overflow or wrap-around. The type of the complex value (any\_type) must be in the SaturatingArith class.

```
instance SaturatingArith#(Complex#(any_type))
provisos (SaturatingArith#(any_type));
```

**FShow** An instance of FShow is available provided any\_type is a member of FShow as well.

```
instance FShow#(Complex#(any_type))
  provisos (FShow#(any_type));
  function Fmt fshow (Complex#(any_type) x);
    return $format("<C ", fshow(x.rel), ",", fshow(x.img), ">");
  endfunction
endinstance
```

## Functions

cmplx	A simple constructor function is provided to set the fields.
	<pre>function Complex#(a_type) cmplx( a_type realA, a_type imagA );</pre>

```
Applies a function to each part of the complex structure. This is useful for operations such as extend, truncate, etc.

function Complex#(b_type) cmplxMap(
function b_type mapFunc(a_type x),
Complex#(a_type) cin );
```

CmplxWrite Displays a complex number given a prefix string, an infix string, a postscript string, and an Action function which writes each part. cmplxWrite is of type Action and can only be invoked in Action contexts such as Rules and Actions methods.

function Action cmplxWrite(String pre,

## **Examples - Complex Numbers**

#### 3.5.4 FixedPoint

#### **Package**

```
import FixedPoint :: * ;
```

## Description

The FixedPoint library package defines a type for representing fixed-point numbers and corresponding functions to operate and manipulate variables of this type.

A fixed-point number represents signed numbers which have a fixed number of binary digits (bits) before and after the binary point. The type constructor for a fixed-point number takes two numeric types as argument; the first (isize) defines the number of bits to the left of the binary point (the integer part), while the second (fsize) defines the number of bits to the right of the binary point, (the fractional part).

The following data structure defines this type, while some utility functions provide the reading of the integer and fractional parts.

## Types and type classes

The FixedPoint type belongs to the following type classes; Bits, Eq, Literal, RealLiteral, Arith, Ord, Bounded, Bitwise, SaturatingArith, and FShow. Each type class definition includes functions which are then also defined for the data type. The Prelude library definitions (Section 2) describes which functions are defined for each type class.

	Type Classes used by FixedPoint												
	Bits Eq Literal Real Arith Ord Bounded Bit Bit Bit Format												
	Literal   wise   Reduce   Extend												
FixedPoint				√			√						

Bits The type FixedPoint belongs to the Bits type class, which allows conversion from type Bits to type FixedPoint.

```
instance Bits#( FixedPoint#(isize, fsize), bsize )
provisos ( Add#(isize, fsize, bsize) );
```

Literal The type FixedPoint belongs to the Literal type class, which allows conversion from (compile-time) type Integer to type FixedPoint. Note that only the integer part is assigned.

```
instance Literal#( FixedPoint#(isize, fsize) )
  provisos( Add#(isize, fsize, bsize) );
```

**RealLiteral** The type FixedPoint belongs to the RealLiteral type class, which allows conversion from type Real to type FixedPoint.

```
instance RealLiteral#( FixedPoint# (isize, fsize) )
```

#### Example:

```
FixedPoint#(4,10) mypi = 3.1415926; //Implied fromReal
FixedPoint#(2,14) cx = fromReal(cos(pi/4));
```

Arith The type FixedPoint belongs to the Arith type class, hence the common infix operators (+, -, \*, and /) are defined and can be used to manipulate variables of type FixedPoint. The arithmetic operator % is not defined.

```
instance Arith#(FixedPoint#(isize, fsize) )
provisos(Add#(isize, fsize, bsize));
```

For multiplication (\*) and quotient (/), the operation is calculated in full precision and the result is then rounded and saturated to the resulting size. Both operators use the rounding function fxptTruncateRoundSat, with mode Rnd\_Zero, Sat\_Bound.

**Ord** In addition to equality and inequality comparisons, FixedPoint variables can be compared by the relational operators provided by the Ord type class. i.e., <, >, <=, and >=.

```
instance Ord#( FixedPoint#(isize, fsize) )
provisos( Add#(isize, fsize, bsize) );
```

Bounded The type FixedPoint belongs to the Bounded type class. The range of values, v, representable with a signed fixed-point number of type FixedPoint#(isize, fsize) is  $+(2^{isize-1}-2^{-fsize}) \le v \le -2^{isize-1}$ . The function epsilon returns the smallest representable quantum by a specific type,  $2^{-fsize}$ . For example, a variable v of type FixedPoint#(2,3) type can represent numbers from 1.875  $(1\frac{7}{8})$  to -2.0 in intervals of  $\frac{1}{8} = 0.125$ , i.e. epsilon is 0.125. The type FixedPoint#(5,0) is equivalent to Int#(5).

```
instance Bounded#( FixedPoint#(isize, fsize) )
  provisos( Add#(isize, fsize, bsize) );
```

epsilon	Returns the value of epsilon which is the smallest representable quantum by a specific type, $2^{-fsize}$ .
	<pre>function FixedPoint#(isize, fsize) epsilon ();</pre>

Bitwise Left and right shifts are provided for FixedPoint variables as part of the Bitwise type class. Note that the shift right (>>) function does an arithmetic shift, thus preserving the sign of the operand. Note that a right shift of 1 is equivalent to a division by 2, except when the operand is equal to -epsilon. The functions msb and lsb are also provided. The other methods of Bitwise type class are not provided since they have no operational meaning on FixedPoint variables; the use of these generates an error message.

```
instance Bitwise#( FixedPoint#(isize, fsize) )
provisos( Add#(isize, fsize, bsize) );
```

SaturatingArith The SaturatingArith class provides the functions satPlus, satMinus, boundedPlus, and boundedMinus. These are modified plus and minus functions which saturate to values defined by the SaturationMode when the operations would otherwise overflow or wrap-around.

```
instance SaturatingArith#(FixedPoint#(isize, fsize));
```

**FShow** The **FShow** class provides the function **fshow** which can be applied to a type to create an associated Fmt representation.

```
instance FShow#(FixedPoint#(i,f));
  function Fmt fshow (FixedPoint#(i,f) value);
    Int#(i) i_part = fxptGetInt(value);
    UInt#(f) f_part = fxptGetFrac(value);
    return $format("<FP %b.%b>", i_part, f_part);
  endfunction
endinstance
```

## **Functions**

Utility functions are provided to extract the integer and fractional parts.

```
fxptGetFrac Extracts the fractional part of the FixedPoint number.

function UInt#(fsize) fxptGetFrac ( FixedPoint#(isize, fsize) x );
```

To convert run-time Int and UInt values to type FixedPoint, the following conversion functions are provided. Both of these functions invoke the necessary extension of the source operand.

fromInt	Converts run-time Int values to type FixedPoint.
	<pre>function FixedPoint#(ir,fr) fromInt( Int#(ia) inta )   provisos ( Add#(ia, xxA, ir ) );  // ir &gt;= ia</pre>

fromUInt	Converts run-time UInt values to type FixedPoint.
	<pre>function FixedPoint#(ir,fr) fromUInt( UInt#(ia) uinta )   provisos ( Add#(ia, 1, ia1),</pre>

Non-integer compile time constants may be specified by a rational number which is a ratio of two integers. For example, one-third may be specified by fromRational(1,3).

At times, full precision Arithmetic functions may be required, where the operands are not the same type (sizes), as is required for the infix Arith operators. These functions do not overflow on the result.

```
Function for full precision subtraction where the operands do not have to be of the same type (size) and there is no overflow on the result.

function FixedPoint#(ri,rf) fxptSub( FixedPoint#(ai,af) a, FixedPoint#(bi,bf) b )

provisos (Max#(ai,bi,rim) // ri = 1 + max(ai, bi)

,Add#(1,rim, ri)
,Max#(af,bf,rf)); // rf = max (af, bf)
```

fxptTruncate is a general truncate function which converts variables to FixedPoint#(ai,af) to type FixedPoint#(ri,rf), where  $ai \ge ri$  and  $af \ge rf$ . This function truncates bits as appropriate from the most significant integer bits and the least significant fractional bits.

Two saturating fixed-point truncation functions are provided: fxptTruncateSat and fxptTruncateRoundSat. They both use the SaturationMode, defined in Section 2.1.12, to determine the final result.

```
typedef enum { Sat_Wrap
    ,Sat_Bound
    ,Sat_Zero
    ,Sat_Symmetric
} SaturationMode deriving (Bits, Eq);
```

```
A saturating fixed point truncation. If the value cannot be represented in its truncated form, an alternate value, minBound or maxBound, is selected based on smode.

function FixedPoint#(ri,rf) fxptTruncateSat (
SaturationMode smode, FixedPoint#(ai,af) din)
provisos (Add#(ri,idrop,ai)
,Add#(rf,_f,af));
```

The function fxptTruncateRoundSat rounds the saturated value, as determined by the value of rmode of type RoundMode. The rounding only applies to the truncation of the fractional component of the fixed-point number, though it may cause a wrap or overflow to the integer component which requires saturation.

fxptTruncateRoundSat	A saturating fixed point truncate function which rounds the truncated fractional component as determined by the value of rmode (RoundMode). If the final value cannot be represented in its truncated form, the minBound or maxBound value is returned.
	<pre>function FixedPoint#(ri,rf) fxptTruncateRoundSat</pre>

```
typedef enum {
          Rnd_Plus_Inf
          ,Rnd_Zero
          ,Rnd_Minus_Inf
          ,Rnd_Inf
          ,Rnd_Conv
          ,Rnd_Truncate
          ,Rnd_Truncate_Zero
} RoundMode deriving (Bits, Eq);
```

These modes are equivalent to the SystemC values shown in the table below. The rounding mode determines how the value is rounded when the truncated value is equidistant between two representable values.

Rounding Modes								
RoundMode	SystemC	Description	Action when truncated value					
	Equivalent		equidistant between values					
Rnd_Plus_Inf	SC_RND	Round to plus infinity	Always increment					
Rnd_Zero	SC_RND_ZERO	Round to zero	Move towards reduced mag-					
			nitude (decrement positive					
			value, increment negative					
			value)					
Rnd_Minus_Inf	SC_RND_MIN_INF	Round to minus infinity	Always decrement					
Rnd_Inf	SC_RND_INF	Round to infinity	Always increase magnitude					
Rnd_Conv	SC_RND_CONV	Round to convergence	Alternate increment and					
			decrement based on even and					
			odd values					
Rnd_Truncate	SC_TRN	Truncate, no rounding						
Rnd_Truncate_Zero	SC_TRN_ZERO	Truncate to zero	Move towards reduced magni-					
			tude					

Consider what happens when you apply the function fxptTruncateRoundSat to a fixed-point number. The least significant fractional bits are dropped. If the dropped bits are non-zero, the remaining fractional component rounds towards the nearest representable value. If the remaining component is exactly equidistant between two representable values, the rounding mode (rmode) determines whether the value rounds up or down.

The following table displays the rounding value added to the LSB of the remaining fractional component. When the value is equidistant (1/2), the algorithm may be dependent on whether the value of the variable is positive or negative.

Rounding Value added to LSB of Remaining Fractional Component						
RoundMode	1	Value of Tru	uncated Bit	S		
	< 1/2	1,	/2	> 1/2		
		Pos	Neg			
Rnd_Plus_Inf	0	1	1	1		
Rnd_Zero	0	0	1	1		
Rnd_Minus_Inf	0	0	0	1		
Rnd_Inf	0	1	0	1		
Rnd_Conv						
Remaining $LSB = 0$	0	0	0	1		
Remaining $LSB = 1$	0	1	1	1		

The final two modes are truncates and are handled differently. The Rnd\_Truncate mode simply drops the extra bits without changing the remaining number. The Rnd\_Truncate\_Zero mode decreases the magnitude of the variable, moving the value closer to 0. If the number is positive, the function simply drops the extra bits, if negative, 1 is added.

RoundMode	Sign of Argument		Description
	Positive	Negative	
Rnd_Truncate	0	0	Truncate extra bits, no rounding
Rnd_Truncate_Zero	0	1	Add 1 to negative number if trun-
			cated bits are non-zero

Example: Truncated values by Round type, where argument is FixedPoint#(2,3) type and result is a FixedPoint#(2,1) type. In this example, we're rounding to the nearest 1/2, as determined by RoundMode.

	Result by RoundMode when SaturationMode = Sat_Wrap								
Argument			RoundMode						
Binary	Decimal	Plus_Inf	Zero	Minus_Inf	Inf	Conv	Trunc	Trunc_Zero	
10.001	-1.875	-2.0	-2.0	-2.0	-2.0	-2.0	-2.0	-1.5	
10.110	-1.250	-1.0	-1.0	-1.5	-1.5	-1.0	-1.5	-1.0	
11.101	-0.375	-0.5	-0.5	-0.5	-0.5	-0.5	-0.5	0.0	
00.011	0.375	0.5	0.5	0.5	0.5	0.5	0.0	0.0	
01.001	1.250	1.5	1.0	1.0	1.5	1.0	1.0	1.0	
01.111	1.875	-2.0	-2.0	-2.0	-2.0	-2.0	1.5	1.5	

fxptSignExtend	A general sign extend function which converts variables of type FixedPoint#(ai,af) to type FixedPoint#(ri,rf), where $ai \leq ri$ and $af \leq rf$ . The integer part is sign extended, while additional 0 bits are added to least significant end of the fractional part.
	<pre>function FixedPoint#(ri,rf) fxptSignExtend(</pre>

Displaying FixedPoint values in a simple bit notation would result in a difficult to read pattern. The following write utility function is provided to ease in their display. Note that the use of this function adds many multipliers and adders into the design which are only used for generating the output and not the actual circuit.

Examples - Fixed Point Numbers

```
// The following code writes "x is 0.5156250" FixedPoint#(1,6) x = half + epsilon;  
$\text{write( "x is "); fxptWrite( 7, x); $\display(\text{""});}
```

A Real value can automatically be converted to a FixedPoint value:

```
FixedPoint#(3,10) foo = 2e-3;
FixedPoint#(2,3) x = 1.625;
```

### 3.5.5 NumberTypes

#### Package

```
import NumberTypes :: * ;
```

## Description

The NumberTypes package defines two new number types for use as index types: BuffIndex and WrapNumber.

A BuffIndex#(sz, ln) is an unsigned integer which wraps around, where sz is the number of bits in its representation and ln is the size of the buffer it is to index. Often sz will be TLog#(ln). BuffIndex is intended to be used as the index type for buffers of arbitrary size. The values of BuffIndex are not ordered; you cannot determine which of two values is ahead of the other because of the wrap-around.

A WrapNumber#(sz) is an unsigned integer which wraps around, where sz is the number of bits in its representation. The range is the entire value space (i.e. $2^{sz}$ ), but should be used in situations where at any time all valid values are in at most half of that space. The ordering of values can be defined taking wrap-around into account, so that the nearer distance apart is used to determine which value is ahead of the other.

## Types and type classes

A BuffIndex has two numeric type parameters: the size in bits of the representation (sz), and the length of the buffer it is to index (ln).

```
typedef struct { UInt#(sz) bix; } BuffIndex#(numeric type sz, numeric type ln)
  deriving (Bits, Eq);
```

A WrapNumber#(sz) has a single numeric type parameter, sz, which is the size in bits of the representation.

Both types belong to the Bits, Eq. Arith, and Literal typeclasses. The WrapNumber type also belongs to the Ord typeclass. Each type class definition includes functions which are then also defined for the data type. The Prelude library definitions (Section 2) describes which functions are defined for each type class.

Type Classes used by BuffIndex and WrapNumber									
	Bits	Bits   Eq   Literal   Arith   Ord   Bounded   Bit   Bit   Bit						Bit	
							wise	Reduction	Extend
WrapNumber									
BuffIndex									

Literal Both BuffIndex and WrapNumber belong to the Literal typeclass, which allows conversion from (compile-time) type Integer to these types.

For the BuffIndex type, the fromInteger and inLiteralRange functions are defined as:

```
instance Literal#(BuffIndex#(sz,ln));
  function fromInteger(i) = BuffIndex {bix: fromInteger(i) };
  function inLiteralRange(x,i) = (i>=0 && i < valueof(ln));
endinstance</pre>
```

**Arith** The type class **Arith** defines the common infix operators. Addition and subtraction are the only meaningful arithmetic operations for **WrapNumber** and **BuffIndex**.

Ord WrapNumber belongs to the Ord typeclass, so values of WrapNumber can be compared by the relational operators <, >, <=, and >=. Since the ordering of WrapNumber types takes into account wrap-around, the nearer distance apart is used to determine which value is ahead of the other.

#### Functions

Utility functions to convert a <code>BuffIndex</code> to a <code>UInt</code> and for adding and subtracting <code>BuffIndex</code> and <code>UInt</code> values are provided.

unwrapBI	Converts a BuffIndex to a UInt  function UInt#(sz) unwrapBI(BuffIndex#(sz,ln) x);
addBIUInt	Adds a UInt to a BuffIndex, returning a BuffIndex  function BuffIndex#(sz,ln) addBIUInt(BuffIndex#(sz,ln) bin,  UInt#(sz) i);
sbtrctBIUInt	Subtracts a UInt from a BuffIndex, returning a BuffIndex  function BuffIndex#(sz,ln) sbtrctBIUInt(BuffIndex#(sz,ln) bin,

Utility functions to convert between a WrapNumber and a UInt, and a function to add a UInt to a WrapNumber are provided.

wrap	Converts a UInt to a WrapNumber  function WrapNumber#(sz) wrap(UInt#(sz) x);
unwrap	Converts a WrapNumber to a UInt  function UInt#(sz) unwrap (WrapNumber#(sz) x);
addUInt	Adds a UInt to a WrapNumber, returning a WrapNumber  function WrapNumber#(sz) addUInt(WrapNumber#(sz) wn,  UInt#(sz) i);

## 3.6 FSM

## 3.6.1 StmtFSM

## **Package**

```
import StmtFSM :: *;
```

## Description

The StmtFSM package provides a procedural way of defining finite state machines (FSMs) which are automatically synthesized.

First, one uses the Stmt sublanguage to compose the actions of an FSM using sequential, parallel, conditional and looping structures. This sublanguage is within the *expression* syntactic category, i.e., a term in the sublanguage is an expression whose value is of type Stmt. This value can be bound to identifiers, passed as arguments and results of functions, held in static data structures, etc., like

any other value. Finally, the FSM can be instantiated into hardware, multiple times if desired, by passing the Stmt value to the module constructor mkFSM. The resulting module interface has type FSM, which has methods to start the FSM and to wait until it completes.

## The Stmt sublanguage

The state machine is automatically constructed from the procedural description given in the Stmt definition. Appropriate state counters are created and rules are generated internally, corresponding to the transition logic of the state machine. The use of rules for the intermediate state machine generation ensures that resource conflicts are identified and resolved, and that implicit conditions are properly checked before the execution of any action.

The names of generated rules (which may appear in conflict warnings) have suffixes of the form "1<nn>c<nn>", where the <nn> are line or column numbers, referring to the statement which gave rise to the rule.

A term in the Stmt sublanguage is an expression, introduced at the outermost level by the keywords seq or par. Note that within the sublanguage, if, while and for statements are interpreted as statements in the sublanguage and not as ordinary statements, except when enclosed within action/endaction keywords.

```
exprPrimary
                         seqFsmStmt \mid parFsmStmt
fsmStmt
                         exprFsmStmt
                         seqFsmStmt
                         parFsmStmt
                         ifFsmStmt
                         while FsmStmt
                         repeatFsmStmt
                         for FsmStmt
                         returnFsmStmt
exprFsmStmt
                         regWrite;
                         expression;
seqFsmStmt
                         seq fsmStmt \{ fsmStmt \} endseq
parFsmStmt
                         par fsmStmt \{ fsmStmt \} endpar
ifFsmStmt
                         if expression fsmStmt
                         [ else fsmStmt ]
while FsmStmt
                        while ( expression )
                             loopBodyFsmStmt
for FsmStmt
                        for (fsmStmt; expression; fsmStmt)
                             loopBodyFsmStmt
returnFsmStmt
                         return;
repeatFsmStmt
                         repeat ( expression )
                             loopBodyFsmStmt
loopBodyFsmStmt
                         fsmStmt
                         break;
                         continue;
```

The simplest kind of statement is an *exprFsmStmt*, which can be a register assignment or, more generally, any expression of type Action (including action method calls and action-endaction blocks or of type Stmt. Statements of type Action execute within exactly one clock cycle, but of course the scheduling semantics may affect exactly which clock cycle it executes in. For example, if the actions in a statement interfere with actions in some other rule, the statement may be delayed

by the schedule until there is no interference. In all the descriptions of statements below, the descriptions of time taken by a construct are minimum times; they could take longer because of scheduling semantics.

Statements can be composed into sequential, parallel, conditional and loop forms. In the sequential form (seq-endseq), the contained statements are executed one after the other. The seq block terminates when its last contained statement terminates, and the total time (number of clocks) is equal to the sum of the individual statement times.

In the parallel form (par-endpar), the contained statements ("threads") are all executed in parallel. Statements in each thread may or may not be executed simultaneously with statements in other threads, depending on scheduling conflicts; if they cannot be executed simultaneously they will be interleaved, in accordance with normal scheduling. The entire par block terminates when the last of its contained threads terminates, and the minimum total time (number of clocks) is equal to the maximum of the individual thread times.

In the conditional form (if (b)  $s_1$  else  $s_2$ ), the boolean expression b is first evaluated. If true,  $s_1$  is executed, otherwise  $s_2$  (if present) is executed. The total time taken is t cycles, if the chosen branch takes t cycles.

In the while (b) s loop form, the boolean expression b is first evaluated. If true, s is executed, and the loop is repeated. Each time the condition evaluates true, the loop body is executed, so the total time is  $n \times t$  cycles, where n is the number of times the loop is executed (possibly zero) and t is the time for the loop body statement.

The for  $(s_1;b;s_2)$   $s_B$  loop form is equivalent to:

```
s_1; while (b) seq s_B; s_2 endseq
```

i.e., the initializer  $s_1$  is executed first. Then, the condition b is executed and, if true, the loop body  $s_B$  is executed followed by the "increment" statement  $s_2$ . The b,  $s_B$ ,  $s_2$  sequence is repeated as long as b evaluates true.

Similarly, the repeat (n)  $s_B$  loop form is equivalent to:

```
while (repeat\_count < n) seq s_B; repeat\_count <= repeat\_count + 1 endseq
```

where the value of  $repeat\_count$  is initialized to 0. During execution, the condition ( $repeat\_count < n$ ) is executed and, if true, the loop body  $s_B$  is executed followed by the "increment" statement  $repeat\_count <= repeat\_count + 1$ . The sequence is repeated as long as  $repeat\_count < n$  evaluates true.

In all the loop forms, the loop body statements can contain the keywords continue or break, with the usual semantics, i.e., continue immediately jumps to the start of the next iteration, whereas break jumps out of the loop to the loop sequel.

It is important to note that this use of loops, within a Stmt context, expresses time-based (temporal) behavior.

## **Interfaces and Methods**

Two interfaces are defined with this package, FSM and Once. The FSM interface defines a basic state machine interface while the Once interface encapsulates the notion of an action that should only be performed once. A Stmt value can be instatiated into a module that presents an interface of type FSM.

There is a one clock cycle delay after the start method is asserted before the FSM starts. This insulates the start method from many of the FSM schedule constraints that change depending on what computation is included in each specific FSM. Therefore, it is possible that the StmtFSM is enabled when the start method is called, but not on the next cycle when the FSM actually starts. In this case, the FSM will stall until the conditions allow it to continue.

Interfaces			
Name	Description		
FSM	The state machine interface		
Once	Used when an action should only be performed once		

#### • FSM Interface

The FSM interface provides four methods; start, waitTillDone, done and abort. Once instantiated, the FSM can be started by calling the start method. One can wait for the FSM to stop running by waiting explicitly on the boolean value returned by the done method. The done method is True before the FSM has run the first time. Alternatively, one can use the waitTillDone method in any action context (including from within another FSM), which (because of an implicit condition) cannot execute until this FSM is done. The user must not use waitTillDone until after the FSM has been started because the FSM comes out of a reset as done. The abort method immediately exits the execution of the FSM.

```
interface FSM;
  method Action start();
  method Action waitTillDone();
  method Bool done();
  method Action abort();
endinterface: FSM
```

FSM Interface				
Methods				
Name	Type	Description		
start	Action	Begins state machine execution. This can only be called		
		when the state machine is not executing.		
waitTillDone	Action	Does not do any action, but is only ready when the state		
		machine is done.		
done	Bool	Asserted when the state machine is done and is ready to		
		rerun. State machine comes out of reset as done.		
abort	Action	Exits execution of the state machine.		

#### • Once Interface

The Once interface encapsulates the notion of an action that should only be performed once. The start method performs the action that has been encapuslated in the Once module. After start has been called start cannot be called again (an implicit condition will enforce this). If the clear method is called, the start method can be called once again.

```
interface Once;
   method Action start();
   method Action clear();
   method Bool done();
endinterface: Once
```

Once Interface				
Methods				
Name	Type	Description		
start	Action	Performs the action that has been encapsulated in the Once module, but once start has been called it cannot be called again (an implicit condition will enforce this).		
clear	Action	If the clear method is called, the start method can be called once again.		
done	Bool	Asserted when the state machine is done and is ready to rerun.		

#### Modules

Instantiation is performed by passing a Stmt value into the module constructor mkFSM. The state machine is automatically constructed from the procedural decription given in the definition described by state machine of type Stmt named seq\_stmt. During construction, one or more registers of appropriate widths are created to track state execution. Upon start action, the registers are loaded and subsequent state changes then decrement the registers.

```
module mkFSM#( Stmt seq_stmt ) ( FSM );
```

The mkFSMwithPred module is like mkFSM above, except that the module constructor takes an additional boolean argument (the predicate). The predicate condition is added to the condition of each rule generated to create the FSM. This capability is useful when using the FSM in conjuction with other rules and/or FSMs. It allows the designer to explicitly specify to the compiler the conditions under which the FSM will run. This can be used to eliminate spurious rule conflict warnings (between rules in the FSM and other rules in the design).

```
module mkFSMWithPred#( Stmt seq_stmt, Bool pred ) ( FSM );
```

The mkAutoFSM module is also like mkFSM above, except the state machine runs automatically immediately after reset and a \$finish(0) is called upon completion. This is useful for test benches. Thus, it has no interface, that is, it has an empty interface.

```
module mkAutoFSM#( seq_stmt ) ();
```

The mkOnce function is used to create a Once interface where the action argument has been encapsulated and will be performed when start is called.

```
module mkOnce#( Action a ) ( Once );
```

The implementation for Once is a 1 bit state machine (with a state register named onceReady) allowing the action argument to occur only one time. The ready bit is initially True and then cleared when the action is performed. It might not be performed right away, because of implicit conditions or scheduling conflicts.

Name	BSV Module Declaration	Description
mkFSM	<pre>module mkFSM#(Stmt seq_stmt)(FSM);</pre>	Instantiate a Stmt value into a module that presents an interface of type FSM.
mkFSMWithPred	<pre>module mkFSMWithPred#(Stmt seq_stmt,</pre>	Like mkFSM, except that the module constructor takes an additional predicate condition as an argument. The predicate condition is added to the condition of each rule generated to create the FSM.
mkAutoFSM	<pre>module mkAutoFSM#(Stmt seq_stmt)();</pre>	Like mkFSM, except that state machine simulation is automatically started and a \$finish(0)) is called upon completion.
mkOnce	<pre>module mkOnce#( Action a )( Once );</pre>	Used to create a Once interface where the action argument has been encap- sulated and will be performed when start is called.

#### **Functions**

There are two functions, await and delay, provided by the StmtFSM package.

The await function is used to create an action which can only execute when the condition is True. The action does not do anything. await is useful to block the execution of an action until a condition becomes True.

The delay function is used to execute noAction for a specified number of cycles. The function is provided the value of the delay and returns a Stmt.

Name	Function Declaration	Description
await	function Action await( Bool cond );	Creates an Action which does nothing, but can only execute when the condition is True.
delay	<pre>function Stmt delay( a_type value ) ;</pre>	Creates a Stmt which executes noAction for value number of cycles. a_type must be in the Arith class and Bits class and < 32 bits.

## Example - Initializing a single-ported SRAM.

Since the SRAM has only a single port, we can write to only one location in each clock. Hence, we need to express a temporal sequence of writes for all the locations to be initialized.

```
Reg#(int) i <- mkRegU;</pre>
                              // instantiate register with interface i
                              // instantiate register with interface j
Reg#(int) j <- mkRegU;</pre>
// Define fsm behavior
Stmt s = seq
             for (i \le 0; i \le M; i \le i + 1)
                 for (j \le 0; j \le N; j \le j + 1)
                      sram.write (i, j, i+j);
         endseq;
                    // instantiate FSM interface
FSM fsm();
mkFSM#(s) (fsm);
                    // create fsm with interface fsm and behavior s
rule initSRAM (start_reset);
                    // Start the fsm
    fsm.start;
endrule
```

When the start\_reset signal is true, the rule kicks off the SRAM initialization. Other rules can wait on fsm.done, if necessary, for the SRAM initialization to be completed.

In this example, the seq-endseq brackets are used to enter the Stmt sublanguage, and then for represents Stmt sequencing (instead of its usual role of static generation). Since seq-endseq contains only one statement (the loop nest), par-endpar brackets would have worked just as well.

## Example - Defining and instantiating a state machine.

```
import StmtFSM :: *;
import FIFO :: *;
```

```
module testSizedFIFO();
  // Instantiation of DUT
  FIFO#(Bit#(16)) dut <- mkSizedFIFO(5);</pre>
  // Instantiation of reg's i and j
                       i <- mkRegA(0);</pre>
  Reg#(Bit#(4))
  Reg#(Bit#(4))
                       j <- mkRegA(0);</pre>
  // Action description with stmt notation
  Stmt driversMonitors =
   (seq
     // Clear the fifo
     dut.clear;
     // Two sequential blocks running in parallel
     par
       // Enque 2 times the Fifo Depth
        for(i <= 1; i <= 10; i <= i + 1)
        seq
          dut.enq({0,i});
          $display(" Enque %d", i);
        endseq
       // Wait until the fifo is full and then deque
         while (i < 5)
         seq
           noAction;
         endseq
         while (i <= 10)
         action
           dut.deq;
           $display("Value read %d", dut.first);
         endaction
       endseq
     endpar
     $finish(0);
   endseq);
   // stmt instantiation
   FSM test <- mkFSM(driversMonitors);</pre>
   // A register to control the start rule
   Reg#(Bool) going <- mkReg(False);</pre>
   // This rule kicks off the test FSM, which then runs to completion.
   rule start (!going);
      going <= True;</pre>
      test.start;
   endrule
```

endmodule

#### Example - Defining and instantiating a state machine to control speed changes

```
import StmtFSM::*;
import Common::*;
interface SC_FSM_ifc;
  method Speed xcvrspeed;
  method Bool devices_ready;
  method Bool out_of_reset;
endinterface
module mkSpeedChangeFSM(Speed new_speed, SC_FSM_ifc ifc);
   Speed initial_speed = FS;
  Reg#(Bool) outofReset_reg <- mkReg(False);</pre>
  Reg#(Bool) devices_ready_reg <- mkReg(False);</pre>
  Reg#(Speed) device_xcvr_speed_reg <- mkReg(initial_speed);</pre>
  // the following lines define the FSM using the Stmt sublanguage
   // the state machine is of type Stmt, with the name speed_change_stmt
  Stmt speed_change_stmt =
   (seq
       action outofReset_reg <= False; devices_ready_reg <= False; endaction
       noAction; noAction; // same as: delay(2);
       device_xcvr_speed_reg <= new_speed;</pre>
       noAction; noAction; // same as: delay(2);
       outofReset_reg <= True;</pre>
       if (device_xcvr_speed_reg==HS)
          seq noAction; noAction; endseq
          // or seq delay(2); endseq
          seq noAction; noAction; noAction; noAction; noAction; noAction; endseq
         // or seq delay(6); endseq
       devices_ready_reg <= True;</pre>
    endseq);
   // end of the state machine definition
   // the statemachine is instantiated using mkFSM
  FSM speed_change_fsm <- mkFSM(speed_change_stmt);</pre>
  // the rule change_speed starts the state machine
   // the rule checks that previous actions of the state machine have completed
  rule change_speed ((device_xcvr_speed_reg != new_speed || !outofReset_reg) &&
      speed_change_fsm.done);
      speed_change_fsm.start;
   endrule
  method xcvrspeed = device_xcvr_speed_reg;
  method devices_ready = devices_ready_reg;
  method out_of_reset = outofReset_reg;
endmodule
```

#### Example - Defining a state machine and using the await function

```
// This statement defines this brick's desired behavior as a state machine:
// the subcomponents are to be executed one after the other:
Stmt brickAprog =
  seq
     // Since the following loop will be executed over many clock
     // cycles, its control variable must be kept in a register:
     for (i \le 0; i \le 0-1; i \le i+1)
        // This sequence requests a RAM read, changing the state;
        // then it receives the response and resets the state.
        seq
           action
              // This action can only occur if the state is Idle
              // the await function will not let the statements
              // execute until the condition is met
              await(ramState==Idle);
              ramState <= DesignReading;</pre>
              ram.request.put(tagged Read i);
           endaction
           action
              let rs <- ram.response.get();</pre>
              ramState <= Idle;</pre>
              obufin.put(truncate(rs));
           endaction
        endseq
     // Wait a little while:
     for (i <= 0; i < 200; i <= i+1)
        action
        endaction
     // Set an interrupt:
     action
        inrpt.set;
     endaction
  endseq
  );
// end of the state machine definition
FSM brickAfsm <- mkFSM#(brickAprog); //instantiate the state machine
// A register to remember whether the FSM has been started:
Reg#(Bool) notStarted();
mkReg#(True) the_notStarted(notStarted);
// The rule which starts the FSM, provided it hasn't been started
// previously and the brick is enabled:
rule start_Afsm (notStarted && enabled);
                                    //start the state machine
   brickAfsm.start;
   notStarted <= False;</pre>
endrule
```

## Creating FSM Server Modules

Instantiation of an FSM server module is performed in a manner analogous to that of a standard FSM module constructor (such as mkFSM). Whereas mkFSM takes a Stmt value as an argument, hower,

mkFSMServer takes a function as an argument. More specifically, the argument to mkFSMServer is a function which takes an argument of type a and returns a value of type RStmt#(b).

```
module mkFSMServer#(function RStmt#(b) seq_func (a input)) ( FSMServer#(a, b) );
```

The RStmt type is a polymorphic generalization of the Stmt type. A sequence of type RStmt#(a) allows valued return statements (where the return value is of type a). Note that the Stmt type is equivalent to RStmt#(Bit#(0)).

```
typedef RStmt#(Bit#(0)) Stmt;
```

The mkFSMServer module constructor provides an interface of type FSMServer#(a, b).

```
interface FSMServer#(type a, type b);
  interface Server#(a, b) server;
  method Action abort();
endinterface
```

The FSMServer interface has one subinterface of type Server#(a, b) (from the ClientServer package) as well as an Action method called abort; The abort method allows the FSM inside the FSMServer module to be halted if the client FSM is halted.

An FSMServer module is accessed using the callServer function from within an FSM statement block. callServer takes two arguments. The first is the interface of the FSMServer module. The second is the input value being passed to the module.

```
result <- callServer(serv_ifc, value);</pre>
```

Note the special left arrow notation that is used to pass the server result to a register (or more generally to any state element with a Reg interface). A simple example follows showing the definition and use of a mkFSMServer module.

## Example - Defining and instantiating an FSM Server Module

```
// State elements to provide inputs and store results
Reg#(Bit#(8)) count
                        <- mkReg(0);
Reg#(Bit#(16)) partial <- mkReg(0);</pre>
Reg#(Bit#(16)) result <- mkReg(0);</pre>
// A function which creates a server sequence to scale a Bit#(8)
// input value by and integer scale factor. The scaling is accomplished
// by a sequence of adds.
function RStmt#(Bit#(16)) scaleSeq (Integer scale, Bit#(8) value);
   seq
      partial <= 0;</pre>
      repeat (fromInteger(scale))
            partial <= partial + {0,value};</pre>
         endaction
      return partial;
   endseq;
endfunction
// Instantiate a server module to scale the input value by 3
```

## 3.7 Connectivity

The packages in this section provide useful components, primarily interfaces, to connect hardware elements in a design.

The basic interfaces, Get and Put are defined in the package GetPut. The typeclass Connectable indicates that two related types can be connected together. The package ClientServer provides interfaces using Get and Put for modules that have a request-response type of interface. The package CGetPut defines a type of the Get and Put interfaces that is implemented with a credit based FIFO.

## 3.7.1 GetPut

#### Package

```
import GetPut :: *;
```

### Description

A common paradigm between two blocks is the get/put mechanism: one side *gets* or retrieves an item from an interface and the other side *puts* or gives an item to an interface. These types of interfaces are used in *Transaction Level Modeling* or TLM for short. This pattern is so common in system design that BSV provides the GetPut library package for this purpose.

The GetPut package provides basic interfaces to implement the TLM paradigm, along with interface transformer functions and modules to transform to/from FIFO implementations. The ClientServer package in Section 3.7.3 defines more complex interfaces based on the Get and Put interfaces to support request-response interfaces. The GetPut package must be imported when using the ClientServer package.

#### Typeclasses

The GetPut package defines two typeclasses: ToGet and ToPut. The types with instances defined in these typeclasses provide the functions toGet and toPut, used to create associated Get and Put interfaces from these other types.

To Get defines the class to which the function to Get can be applied to create an associated Get interface.

```
typeclass ToGet#(a, b);
  function Get#(b) toGet(a ax);
endtypeclass
```

ToPut defines the class to which the function toPut can be applied to create an associated Put interface.

```
typeclass ToPut#(a, b);
  function Put#(b) toPut(a ax);
endtypeclass
```

Instances of ToGet and ToPut are defined for the following interfaces:

Defined Instances for ToGet and ToPut				
Type (Interface)	toGet	toPut	Comments	
a	✓		toGet returns value a	
ActionValue#(a)	<b>✓</b>		toGet performs the Action and returns the value	
function Action fn(a)		✓	toPut calls Action function fn with argument a	
Get#(a)	<b>✓</b>		identity function: returns Get#(a)	
Put#(a)		✓	identity function: returns Put#(a)	
Reg#(a)	✓	<b>✓</b>	toGet returns _read, toPut calls _write	
RWire#(a)	✓	✓	toGet returns wget, toPut calls wset	
ReadOnly#(a)	✓		toGet returns _read	
FIFO#(a)	✓	<b>✓</b>	toGet calls deq returns first, toPut calls enq	
FIFOF#(a)	✓	✓	toGet calls deq returns first, toPut calls enq	
SyncFIFOIfc#(a)	✓	✓	toGet calls deq returns first, toPut calls enq	
FIF0LevelIfc#(a)	✓	✓	toGet calls deq returns first, toPut calls enq	
SyncFIFOLevelIfc#(a)	✓	✓	toGet calls deq returns first, toPut calls enq	
FIF0CountIfc#(a)	✓	✓	toGet calls deq returns first, toPut calls enq	
SyncFIFOCountIfc#(a)	<b>✓</b>	✓	toGet calls deq returns first, toPut calls enq	

Example - Using toPut

```
module mkTop (Put#(UInt#(64)));
  Reg#(UInt#(64)) inValue <- mkReg(0);
  Reg#(Bool) startit <- mkReg(True);
  ...
  StimIfc    stim_gen <- mkStimulusGen;
  rule startTb (startit && inValue!=0);
    // Get the value
    let val = inValue;
    stim_gen.start(val);
    startit <= False;
  endrule
    ...
  return (toPut(asReg(inValue)));
endmodule: mkTop</pre>
```

## Interfaces and methods

The Get interface defines the get method, similar to a dequeue, which retrieves an item from an interface and removes it at the same time. The Put interface defines the put method, similar to an

enqueue, which gives an item to an interface. Also provided is the GetS interface, which defines separate methods for the dequeue (deq) and retreiving the item (first) from the interface.

You can design your own Get and Put interfaces with implicit conditions on the get/put to ensure that the get/put is not performed when the module is not ready. This would ensure that a rule containing get method would not fire if the element associated with it is empty and that a rule containing put method would not fire if the element is full.

The following interfaces are defined in the GetPut package. They each take a single parameter, element\_type which must be in the Bits typeclass.

	Interfaces defined in GetPut			
Interface	Description	Methods	Type	
Name				
Get	Retrieves item from an interface	get	ActionValue	
Put	Adds an item to an interface	put	Action	
GetS	Retrieves an item from an interface with 2 methods,	first	Value	
	separating the return of the value from the dequeue	deq	Action	
GetPut	Combination of a Get and a Put in a Tuple2	get	ActionValue	
		put	Action	

### Get

The Get interface is where you retrieve (get) data from an object. The Get interface is provides a single ActionValue method, get, which retrieves an item of data from an interface and removes it from the object. A get is similar to a dequeue, but it can be associated with any interface. A Get interface is more abstract than a FIFO interface; it does not describe the underlying hardware.

	Get			
Method			Argument	
Name	e Type Description		Name	Description
get	ActionValue returns an item from an interface and removes it from the object			

```
interface Get#(type element_type);
    method ActionValue#(element_type) get();
endinterface: Get

Example - adding your own Get interface:
module mkMyFifoUpstream (Get#(int));
...
    method ActionValue#(int) get();
        f.deq;
        return f.first;
endmethod
```

## Put

The Put interface is where you can give (put) data to an object. The Put interface provides a single Action method, put, which gives an item to an interface. A put is similar to an enqueue, but it can be associated with any interface. A Put interface is more abstract than a FIFO interface; it does not describe the underlying hardware.

		Put		
		Method		Argument
Name Type Description		Name	Description	
put	Action	gives an item to an interface	x1	data to be added to the object must be of type element_type

```
interface Put#(type element_type);
    method Action put(element_type x1);
endinterface: Put

Example - adding your own Put interface:
module mkMyFifoDownstream (Put#(int));
...
    method Action put(int x);
    F.enq(x);
endmethod
```

#### GetS

The GetS interface is like a Get interface, but separates the get method into two methods: a first and a deq.

		$\operatorname{GetS}$		
Method		Argument		
Name	Type Description		Name	Description
first	Value	returns an item from the interface		
deq	Action	Removes the item from the interface		

```
interface GetS#(type element_type);
   method element_type first();
   method Action deq();
endinterface: GetS
```

### GetPut

The library also defines an interface GetPut which associates Get and Put interfaces into a Tuple2. typedef Tuple2#(Get#(element\_type), Put#(element\_type)) GetPut#(type element\_type);

### Type classes

The class Connectable (Section 3.7.2) is meant to indicate that two related types can be connected in some way. It does not specify the nature of the connection.

A Get and Put is an example of connectable items. One object will put an element into the interface and the other object will get the element from the interface.

```
instance Connectable#(Get#(element_type), Put#(element_type));
```

#### Modules

There are three modules provided by the GetPut package which provide the GetPut interface with a type of FIFO. These FIFOs use Get and Put interfaces instead of the usual enq interfaces. To use any of these modules the FIFO package must be imported. You can also write your own modules providing a GetPut interface for other hardware structures.

mkGPFIFO	Creates a FIFO of depth 2 with a GetPut interface.  module mkGPFIFO (GetPut#(element_type)) provisos (Bits#(element_type, width_elem));
mkGPFIF01	Creates a FIFO of depth 1 with a GetPut interface.
	<pre>module mkGPFIF01 (GetPut#(element_type))   provisos (Bits#(element_type, width_elem));</pre>
mkGPSizedFIF0	Creates a FIFO of depth n with a GetPut interface.
	module mkGPSizedFIFO# (Integer n) (GetPut#(element_type))

### **Functions**

There are three functions defined in the GetPut package that change a FIFO interface to a Get, GetS or Put interface. Given a FIFO we can use the function fifoToGet to obtain a Get interface, which is a combination of deq and first. Given a FIFO we can use the function fifoToPut to obtain a Put interface using enq. The functions toGet and toPut (3.7.1) are recommended instead of the fifoToGet and fifoToPut functions. The function fifoToGetS returns the GetS methods as fifo methods.

provisos (Bits#(element\_type, width\_elem));

fifoToGet	Returns a Get interface. It is recommended that you use the function toGet (3.7.1) instead of this function.	
	<pre>function Get#(element_type) fifoToGet(FIFO#(element_type) f);</pre>	
fifoToGetS	Returns a GetS interface.	
	<pre>function GetS#(element_type) fifoToGet(FIFO#(element_type) f)</pre>	
fifoToPut	Returns a Put interface. It is recommended that you use the function toPut (3.7.1) instead of this function.	
	<pre>function Put#(element_type) fifoToPut(FIFO#(element_type) f);</pre>	

## Example of creating a FIFO with a GetPut interface

```
import GetPut::*;
import FIFO::*;
...
module mkMyModule (MyInterface);
   GetPut#(StatusInfo) aFifoOfStatusInfoStructures <- mkGPFIFO;
...
endmodule: mkMyModule</pre>
```

### Example of a protocol monitor

This is an example of how you might write a protocol monitor that watches bus traffic between a bus and a bus target device

```
import GetPut::*;
import FIF0::*;
// Watch bus traffic between a bus and a bus target
interface ProtocolMonitorIfc;
   // These subinterfaces are defined inside the module
   interface Put#(Bus_to_Target_Request) bus_to_targ_req_ifc;
   interface Put#(Target_to_Bus_Response) targ_to_bus_resp_ifc;
endinterface
module mkProtocolMonitor (ProtocolMonitorIfc);
   // Input FIFOs that have Put interfaces added a few lines down
   FIFO#(Bus_to_Target_Request) bus_to_targ_reqs <- mkFIFO;</pre>
   FIFO#(Target_To_Bus_Response) targ_to_bus_resps <- mkFIFO;</pre>
   // Define the subinterfaces: attach Put interfaces to the FIFOs, and
   // then make those the module interfaces
   interface bus_to_targ_req_ifc = fifoToPut (bus_to_targ_reqs);
   interface targ_to_bus_resp_ifc = fifoToPut (targ_to_bus_resps);
end module: mkProtocolMonitor
// Top-level module: connect {\tt mkProtocolMonitor} to the system:
module mkSys (Empty);
   ProtocolMonitorIfc pmon <- mkProtocolInterface;</pre>
   rule pass_bus_req_to_interface;
                                      // definition not shown
       let x <- bus.bus_ifc.get;</pre>
       pmon.but_to_targ_ifc.put (x);
   endrule
endmodule: mkSys
```

### 3.7.2 Connectable

## Package

```
import Connectable :: * ;
```

### Description

The Connectable package contains the definitions for the class Connectable and instances of Connectables.

### Types and Type-Classes

The class Connectable is meant to indicate that two related types can be connected in some way. It does not specify the nature of the connection. The Connectables type class defines the module mkConnection, which is used to connect the pairs.

```
typeclass Connectable#(type a, type b);
    module mkConnection#(a x1, b x2)(Empty);
endtypeclass
```

#### Instances

Get and Put One instance of the typeclass of Connectable is Get and Put. One object will put an element into an interface and the other object will get the element from the interface.

```
instance Connectable#(Get#(a), Put#(a));
```

**Tuples** If we have **Tuple2** of connectable items then the pair is also connectable, simply by connecting the individual items.

```
instance Connectable#(Tuple2#(a, c), Tuple2#(b, d))
provisos (Connectable#(a, b), Connectable#(c, d));
```

The proviso shows that the first component of one tuple connects to the first component of the other tuple, likewise, the second components connect as well. In the above statement, a connects to b and c connects to d. This is used by ClientServer (Section 3.7.3) to connect the Get of the Client to the Put of the Server and visa-versa.

This is extensible to all Tuples (Tuple3, Tuple4, etc.). As long as the items are connectable, the Tuples are connectable.

```
Vector Two Vectors are connectable if their elements are connectable.
```

```
instance Connectable#(Vector#(n, a), Vector#(n, b))
provisos (Connectable#(a, b));
```

**ListN** Two ListNs are connectable if their elements are connectable.

```
instance Connectable#(ListN#(n, a), ListN#(n, b))
provisos (Connectable#(a, b));
```

Action, ActionValue An ActionValue method (or function) which produces a value can be connected to an Action method (or function) which takes that value as an argument.

```
instance Connectable#(ActionValue#(a), function Action f(a x));
```

```
instance Connectable#(function Action f(a x), ActionValue#(a));
```

A Value method (or value) can be connected to an Action method (or function) which takes that value as an argument.

```
instance Connectable#(a, function Action f(a x));
instance Connectable#(function Action f(a x), a);
```

Inout Inouts are connectable via the Connectable typeclass. The use of mkConnection instantiates a Verilog module InoutConnect. The Inouts must be on the same clock and the same reset. The clock and reset of the Inouts may be different than the clock and reset of the parent module of the mkConnection.

```
instance Connectable#(Inout#(a, x1), Inout#(a, x2))
provisos (Bit#(a,sa));
```

#### 3.7.3 ClientServer

## Package

```
import ClientServer :: * ;
```

### Description

The ClientServer package provides two interfaces, Client and Server which can be used to define modules which have a request-response type of interface. The GetPut package must be imported when using this package because the Get and Put interface types are used.

#### Interfaces and methods

The interfaces Client and Server can be used for modules that have a request-response type of interface (e.g. a RAM). The server accepts requests and generates responses, the client accepts responses and generates requests. There are no assumptions about how many (if any) responses a request generates

		Interfaces	
Interface Name	Parameter name	Parameter Description	Restrictions
Client	req_type	type of the client request	must be in the Bits class
	resp_type	type of the client response	must be in the Bits class
Server	req_type	type of the server request	must be in the Bits class
	resp_type	type of the server response	must be in the Bits class

### Client

The Client interface provides two subinterfaces, request and response. From a Client, one gets a request and puts a response.

Client SubInterface		
Name	Type	Description
request	Get#(req_type)	the interface through which the outside world
		retrieves (gets) a request
response	Put#(resp_type)	the interface through which the outside world
		returns (puts) a response

```
interface Client#(type req_type, type resp_type);
  interface Get#(req_type) request;
  interface Put#(resp_type) response;
endinterface: Client
```

#### Server

The Server interface provides two subinterfaces, request and response. From a Server, one puts a request and gets a response.

	Server SubInterface		
Name	Type	Description	
request	Put#(req_type)	the interface through which the outside world returns (puts) a request	
response	Get#(resp_type)	the interface through which the outside world retrieves (gets) a response	

```
interface Server#(type req_type, type resp_type);
  interface Put#(req_type) request;
  interface Get#(resp_type) response;
endinterface: Server
```

### ClientServer

A Client can be connected to a Server and vice versa. The request (which is a Get interface) of the client will connect to response (which is a Put interface) of the Server. By making the ClientServer tuple an instance of the Connectable typeclass, you can connect the Get of the client to the Put of the server, and the Put of the client to the Get of the server.

```
instance Connectable#(Client#(req_type, resp_type), Server#(req_type, resp_type));
instance Connectable#(Server#(req_type, resp_type), Client#(req_type, resp_type));
```

This Tuple2 can be redefined to be called ClientServer

### Example Connecting a bus to a target

```
interface Bus_Ifc;
   interface Server#(RQ, RS) to_initor;
   interface Client#(RQ, RS) to_targ;
endinterface
typedef Server#(RQ, RS) Target_Ifc;
typedef Client#(RQ, RS) Initiator_Ifc;
module mkSys (Empty);
   // Instantiate subsystems
  Bus_Ifc
                                 <- mkBus;
  Target_Ifc
                       targ
                                 <- mkTarget;
   Initiator_Ifc
                       initor
                                 <- mkInitiator;
  // Connect bus and targ (to_targ is a Client ifc, targ is a Server ifc)
  Empty x <- mkConnection (bus.to_targ, targ);</pre>
  // Connect bus and initiator (to_initor is a Server ifc, initor is a Client ifc)
  mkConnection (bus.to_initor, initor);
  // Since mkConnection returns an interface of type Empty, it does
   // not need to be specified (but may be as above)
endmodule: mkSys
```

### **Functions**

The ClientServer package includes functions which return a Client interface or a Server interface from separate request and response interfaces taken as arguments. The argument interfaces must be able to be converted to Get and Put interfaces, as indicated by the ToGet and ToPut provisos.

```
Function that returns a Client interface from two arguments (request and response interfaces). The arguments must be able to be converted to Get and Put interfaces.

function Client#(req_type, resp_type)
    toGPClient(req_ifc_type req_ifc, resp_ifc_type resp_ifc)
    provisos (ToGet#(req_ifc_type, req_type), ToPut#(resp_ifc_type, resp_type));
```

```
Function that returns a Server interface from two arguments (request and response interfaces). The arguments must be able to be converted to Get and Put interfaces.

function Server#(req_type, resp_type)
    toGPServer(req_ifc_type req_ifc, resp_ifc_type resp_ifc)
    provisos (ToPut#(req_ifc_type, req_type), ToGet#(resp_ifc_type,resp_type));
```

### **3.7.4** Memory

### Package

```
import Memory :: *;
```

# Description

The Memory package provides the memory structures MemoryRequest and MemoryResponse which can be used to define a Client/Server memory structure.

## Types and type classes

A MemoryRequest is a polymorphic structure of a request containing a write bit, a byte enable (byteen), the address and the data for a memory request:

```
typedef struct {
   Bool write;
   Bit#(TDiv#(d,8)) byteen;
   Bit#(a) address;
   Bit#(d) data;
} MemoryRequest#(numeric type a, numeric type d) deriving (Bits, Eq);
The MemoryResponse contains the data:
typedef struct {
   Bit#(d) data;
} MemoryResponse#(numeric type d) deriving (Bits, Eq);
```

#### Interfaces and Methods

The interfaces MemoryServer and MemoryClient are defined from the Server and Client interfaces defined in ClientServer package (Section 3.7.3) using the MemoryRequest and MemoryResponse types.

The MemoryServer accepts requests and generates responses, the MemoryClient accepts responses and generates requests. There are no assumptions about how many (if any) responses a request generates.

```
typedef Server#(MemoryRequest#(a,d), MemoryResponse#(d))
                MemoryServer#(numeric type a, numeric type d);
typedef Client#(MemoryRequest#(a,d), MemoryResponse#(d))
                MemoryClient#(numeric type a, numeric type d);
Default value instances are defined for both MemoryRequest and MemoryResponse:
instance DefaultValue#(MemoryRequest#(a,d));
   defaultValue = MemoryRequest {
      write:
                False,
      byteen:
                '1.
      address: 0,
      data:
      };
endinstance
instance DefaultValue#(MemoryResponse#(d));
   defaultValue = MemoryResponse {
      data:
      };
endinstance
An instance of the TieOff class (Section 3.8.10) is defined for MemoryClient:
instance TieOff#(MemoryClient#(a, d));
```

#### **Functions**

```
updateDataWithMask
Replaces the original data with new data. The data must be divisible an 8-bit multiple of the mask. The mask indicates which bits to replace.

function Bit#(d) updateDataWithMask(Bit#(d) origdata
, Bit#(d) newdata
, Bit#(d8) mask);
```

#### 3.7.5 CGetPut

#### **Package**

```
import CGetPut :: * ;
```

### Description

The interfaces CGet and CPut are similar to Get and Put, but the interconnection of them (via Connectable) is implemented with a credit-based FIFO. This means that the CGet and CPut interfaces have completely registered input and outputs, and furthermore that additional register buffers can be introduced in the connection path without any ill effect (except an increase in latency, of course).

In the absence of additional register buffers, the round-trip time for communication between the two interfaces is 4 clock cycles. Call this number r. The first argument to the type, n, specifies that transfers will occur for a fraction n/r of clock cycles (note that the used cycles will not necessarily be

evenly spaced). n also specifies the depth of the buffer used in the receiving interface (the transmitter side always has only a single buffer). So (in the absence of additional buffers) use n=4 to allow full-bandwidth transmission, at the cost of sufficient registers for quadruple buffering at one end; use n=1 for minimal use of registers, at the cost of reducing the bandwidth to one quarter; use intermediate values to select the optimal trade-off if appropriate.

#### Interfaces and methods

The interface types are abstract to avoid any improper use of the credit signaling protocol.

	Interfaces		
Interface Name	Parameter	Parameter Description	Restrictions
	name		
CGet	n	depth of the buffer used in the re-	must be a numeric
		ceiving interface	type
	$element\_type$	type of the element	must be in Bits class
		being retrieved by the CGet	
CPut	n	depth of the buffer used in the re-	must be a numeric
		ceiving interface	type
	element_type	type of the element	must be in Bits class
		being added by the CPut	

#### • CGet

```
interface CGet#(numeric type n, type element_type);
    ...Abstract...
```

• CPut

```
interface CPut#(numeric type n, type element_type);
    ...Abstract...
```

• Connectables

```
The CGet and CPut interfaces are connectable.
instance Connectable#(CGet#(n, element_type), CPut#(n, element_type));
instance Connectable#(CPut#(n, element_type), CGet#(n, element_type));
```

• CClient and CServer

The same idea may be extended to clients and servers.


```
interface CClient#(type n, type req_type, type resp_type);
interface CServer#(type n, type req_type, type resp_type);
```

### Modules

```
Create an n depth FIFO with a CGet interface on the dequeue side and a Put interface on the enqueue side.

module mkCGetPut(Tuple2#(CGet#(n, element_type), Put#(element_type)))

provisos (Bits#(element_type));
```



#### 3.7.6 CommitIfc

## Package

```
import CommitIfc :: *;
```

## Description

The CommitIfc package defines a Commit/Accept protocol and interfaces to implement a combinational connection between two modules without adding an AND gate in the connection. The protocols implemented by FIFO and Get/Put connections add an AND gate between the modules being connected. This combinational loop in the connection of the interfaces can cause complications in FPGA applications and in partitioning for FPGAs. Additionally, some synthesis tools require a connection level without any gates. By using the CommitIfc protocol the AND gate is moved out of the connection and into the connecting modules.

The CommitIfc package defines two interfaces, SendCommit and RecvCommit, which model the opposit ends of a FIFO. The protocol does not apply an execution order between the dataout and ack or datain and accept methods. That is, one can signal accept before the data arrives.

#### Interfaces

The CommitIfc package defines two interfaces: SendCommit and RecvCommit.

The SendCommit interface declares two methods: a value method dataout and an Action method ack. No execution order is applied between the dataout and the ack; one can signal that the data is accepted before the data rrives.

		SendCommit Interface
Name	Type	Description
dataout	a_type	The data being sent. There is an implicit RDY indicating the data is valid.
ack	Action	Signal that data has been accepted.

```
interface SendCommit#(type a_type);
  method a_type dataout;
  (*always_ready*)
  method Action ack;
endinterface
```

The RecvCommit interface declares two methods: an Action method with the data, datain, and a value method accept, returning a Bool indicating if the interface can accept data (comparable to a notFull).

RecvCommit Interface			
Name Type Description			
datain	Action Receives, or enqueues, the value din, of type a_type.		
accept	Bool	A boolean indicating if the interface can accept data, comparable to a	
		notFull.	

```
interface RecvCommit#(type a_type);
   (*always_ready*)
   method Action datain (a_type din);
   (*always_ready*)
   method Bool accept ;
endinterface
```

## Connectble Instances

The CommitIfc package defines instances of the Connectable type class for the SendCommit and RecvCommit interfaces, defining how the types can be connected. The Connectable type class defines a mkConnection module for each set of pairs.

```
instance Connectable#(SendCommit#(a_type), RecvCommit#(a_type));
instance Connectable#(RecvCommit#(a_type), SendCommit#(a_type));
```

FIFOF The SendCommit and RecvCommit interfaces can be connected to FIFOF interfaces.

```
instance Connectable#(SendCommit#(a_type), FIFOF#(a_type))
   provisos (Bits#(a_type, size_a));

instance Connectable#(FIFOF#(a_type), SendCommit#(a_type))
   provisos (Bits#(a_type, size_a));

instance Connectable#(RecvCommit#(a_type), FIFOF#(a_type))
   provisos (Bits#(a_type, size_a));

instance Connectable#(FIFOF#(a_type), RecvCommit#(a_type))
   provisos (Bits#(a_type, size_a));
```

SyncFIFOIfc The SendCommit and RecvCommit interfaces can be connected to SyncFIFOIfc interfaces.

```
instance Connectable#(SendCommit#(a_type), SyncFIFOIfc#(a_type))
   provisos (Bits#(a_type, size_a));

instance Connectable#(SyncFIFOIfc#(a_type), SendCommit#(a_type))
   provisos (Bits#(a_type, size_a));

instance Connectable#(RecvCommit#(a_type), SyncFIFOIfc#(a_type))
   provisos (Bits#(a_type, size_a));

instance Connectable#(SyncFIFOIfc#(a_type), RecvCommit#(a_type))
   provisos (Bits#(a_type, size_a));
```

### **Typeclasses**

The CommitIfc package defines typeclasses for converting to these interfaces from other interface types. These must use a module since rules and wires are required.

```
typeclass ToSendCommit#(type a_type , type b_type)
  dependencies (a_type determines b_type);
  module mkSendCommit#(a_type x) (SendCommit#(b_type));
endtypeclass

typeclass ToRecvCommit#(type a_type , type b_type)
  dependencies (a_type determines b_type);
  module mkRecvCommit#(a_type x) (RecvCommit#(b_type));
endtypeclass
```

### Instances

Instances for the ToSendCommit and ToRecvCommit type classes are defined to convert to convert from FIFO, FIFOF, SyncFIFOIfc, Get and Put interfaces.

#### **FIFO**

```
instance ToSendCommit#(FIFO#(a), a);
```

Note: ToRecvCommit#(FIFO#(a\_type), a\_type) is not possible, because it would need to have a notFull signal.

FIFOF The FIFOF instances assume that the fifo has proper implicit conditions.

```
instance ToSendCommit#(FIFOF#(a_type), a_type);
  module mkSendCommit #(FIFOF#(a) f) (SendCommit#(a));
instance ToRecvCommit#(FIFOF#(a_type), a_type)
  provisos(Bits#(a,sa));
  module mkRecvCommit #(FIFOF#(a) f) (RecvCommit#(a));
```

SyncFIFOIfc The SyncFIFOIfc instances assume that the fifo has proper implicit conditions.

```
instance ToSendCommit#(SyncFIFOIfc#(a_type), a_type);
  module mkSendCommit #(SyncFIFOIfc#(a) f) (SendCommit#(a));
instance ToRecvCommit#(SyncFIFOIfc#(a_type), a_type)
  provisos(Bits#(a,sa));
  module mkRecvCommit #(SyncFIFOIfc#(a) f) (RecvCommit#(a));
Get and Put These convert from Get and Put interfaces but introduce additional latency:
instance ToSendCommit#(Get#(a_type), a_type)
  provisos ( Bits#(a,sa));
  module mkSendCommit #(Get#(a_type) g) (SendCommit#(a_type));
instance ToRecvCommit#(Put#(a_type), a_type)
  provisos(Bits#(a,sa));
  module mkRecvCommit #(Put#(a_type) p) (RecvCommit#(a_type));
These add FIFOs, but maintain loopless behavior:
instance Connectable#(SendCommit#(a_type), Put#(a_type))
  provisos (ToRecvCommit#(Put#(a_type), a_type));
instance Connectable#(Put#(a_type), SendCommit#(a_type))
  provisos (ToRecvCommit#(Put#(a_type), a_type));
instance Connectable#(RecvCommit#(a_type), Get#(a_type))
  provisos (ToSendCommit#(Get#(a_type), a_type));
instance Connectable#(Get#(a_type), RecvCommit#(a_type))
   provisos (ToSendCommit#(Get#(a_type), a_type));
```

### **Client/Server Variations**

The SendCommit and RecvCommit interfaces can be combined into ClientCommit and ServerCommit type interfaces, similar to the Client and Server interfaces described in Section 3.7.3.

A Client provides two subinterfaces, a Get and a Put The ClientCommit interface combines a SendCommit request with a RecvCommit response.

```
interface ClientCommit#(type req, type resp);
  interface SendCommit#(req) request;
  interface RecvCommit#(resp) response;
endinterface
```

The mkClientfromClientCommit module takes a ClientCommit interface and provides a Client interface:

```
mkClientFromClientCommit Provides a Client interface from a ClientCommit interface.

module mkClientFromClientCommit#(ClientCommit#(req, resp) c)

(Client#(req,resp))

provisos (Bits#(resp,_x), Bits#(req,_y));
```

A Server interface provides a Put request with a Get response. The ServerCommit interface combines a RecvCommit request with a SendCommit response.

```
interface ServerCommit#(type req, type resp);
   interface RecvCommit#(req) request;
   interface SendCommit#(resp) response;
endinterface
ClientCommit and ServerCommit interfaces are connectable to each other.
instance Connectable#(ClientCommit#(req,resp), ServerCommit#(req,resp));
instance Connectable#( ServerCommit#(req,resp), ClientCommit#(req,resp));
ClientCommit and ServerCommit interfaces are connectable to Clients and Servers.
instance Connectable #(ClientCommit#(req,resp), Server#(req,resp))
  provisos ( Bits#(resp,_x), Bits#(req,_y));
instance Connectable #(Server#(req,resp), ClientCommit#(req,resp))
  provisos ( Bits#(resp,_x), Bits#(req,_y));
instance Connectable #(ServerCommit#(req,resp), Client#(req,resp))
  provisos ( Bits#(resp,_x), Bits#(req,_y));
instance Connectable #( Client#(req,resp), ServerCommit#(req,resp))
  provisos ( Bits#(resp,_x), Bits#(req,_y));
```

The SendCommit and RecvCommit can be defined as instances of ToGet and ToPut. These functions introduce a combinational loop between the Commit interface methods.

```
instance ToGet#(SendCommit#(a_type, a_type);
instance ToPut#(RecvCommit#(a_type, a_type);
```

#### 3.8 Utilities

### 3.8.1 LFSR

### Package

```
import LFSR :: * ;
```

### Description

The LFSR package implements Linear Feedback Shift Registers (LFSRs). LFSRs can be used to obtain reasonable pseudo-random numbers for many purposes (though not good enough for cryptography). The **seed** method must be called first, to prime the algorithm. Then values may be read using the **value** method, and the algorithm stepped on to the next value by the **next** method. When a LFSR is created the start value, or seed, is 1.

## **Interfaces and Methods**

The LFSR package provides an interface, LFSR, which contains three methods; seed, value, and next. To prime the LFSR the seed method is called with the parameter seed\_value, of datatype a\_type. The value is read with the value method. The next method is used to shift the register on to the next value.

LFSR Interface						
	Method			Arguments		
Name	Name Type Description			Description		
seed	Action	Sets the value of the shift register.	a_type seed_value	datatype of the seed value the initial value		
value	a_type	returns the value of the shift register				
next	Action	signals the shift register to shift to the next value.				

```
interface LFSR #(type a_type);
   method Action seed(a_type seed_value);
   method a_type value();
   method Action next();
endinterface: LFSR
```

### Modules

The module mkFeedLFSR creates a LFSR where the polynomial is specified by the mask used for feedback.

mkFeedLFSR	Creates a LFSR where the polynomial is specified by the mask (feed) used for feedback.
	<pre>module mkFeedLFSR#( Bit#(n) feed )( LFSR#(Bit#(n)) );</pre>

For example, the polynominal  $x^7+x^3+x^2+x+1$  is defined by the expression mkFeedLFSR#(8'b1000\_1111) Using the module mkFeedLFSR, the following maximal length LFSR's are defined in this package.

Module Name	feed	Module Definition
mkLFSR_4	$4'h9$ $x^3 + 1$	<pre>module mkLFSR_4 (LFSR#(Bit#(4)));</pre>
mkLFSR_8	8'h8E	<pre>module mkLFSR_8 (LFSR#(Bit#(8)));</pre>
mkLFSR_16	16'h8016	module mkLFSR_16 (LFSR#(Bit#(16)));
mkLFSR_32	32'h80000057	<pre>module mkLFSR_32 (LFSR#(Bit#(32)));</pre>

For example,

```
mkLFSR_4 = mkFeedLFSR( 4'h9 );
```

The module mkLFSR\_4 instantiates the interface LFSR with the value Bit#(4) to produce a 4 bit shift register. The module uses the polynomial defined by the mask 4'h9  $(x^3 + 1)$  and the module mkFeedLFSR.

The mkRCounter function creates a counter with a LFSR interface. This is useful during debugging when a non-random sequence is desired. This function can be used in place of the other mkLFSR module constructors, without changing any method calls or behavior.

```
mkRCounter

Creates a counter with a LFSR interface.

module mkRCounter#( Bit#(n) seed ) ( LFSR#(Bit#(n)) );
```

### Example - Random Number Generator

```
import GetPut::*;
import FIF0::*;
import LFSR::*;
// We want 6-bit random numbers, so we will use the 16-bit version of
// LFSR and take the most significant six bits.
// The interface for the random number generator is parameterized on bit
// length. It is a "get" interface, defined in the GetPut package.
typedef Get#(Bit#(n)) RandI#(type n);
module mkRn_6(RandI#(6));
  // First we instantiate the LFSR module
 LFSR#(Bit#(16)) lfsr <- mkLFSR_16 ;</pre>
  // Next comes a FIFO for storing the results until needed
  FIFO#(Bit#(6)) fi <- mkFIFO ;</pre>
  // A boolean flag for ensuring that we first seed the LFSR module
 Reg#(Bool) starting <- mkReg(True) ;</pre>
  // This rule fires first, and sends a suitable seed to the module.
  rule start (starting);
      starting <= False;
      lfsr.seed('h11);
  endrule: start
  // After that, the following rule runs as often as it can, retrieving
  // results from the LFSR module and enqueing them on the FIFO.
  rule run (!starting);
      fi.enq(lfsr.value[10:5]);
      lfsr.next;
  endrule: run
 // The interface for mkRn_6 is a Get interface. We can produce this from a
  // FIFO using the fifoToGet function. We therefore don't need to define any
  // new methods explicitly in this module: we can simply return the produced
  // Get interface as the "result" of this module instantiation.
 return fifoToGet(fi):
endmodule
```

### 3.8.2 Randomizable

### **Package**

```
import Randomizable :: *;
```

### Description

The Randomizable package includes interfaces and modules to generate random values of a given data type.

### **Typeclasses**

The Randomizable package includes the Randomizable typeclass.

```
typeclass Randomizable#(type t);
  module mkRandomizer (Randomize#(t));
endtypeclass
```

## **Interfaces and Methods**

Randomize Interface			
Name	Type	Description	
cntrl	Interface	Control interface provided by the module.	
next	ActionValue	Returns the next value of type a.	

```
interface Randomize#(type a);
  interface Control cntrl;
  method ActionValue#(a) next();
endinterface
```

Control Interface			
Name	Name Type Description		
init	Control	Action method to initialize the randomizer.	

```
interface Control ;
  method Action init();
endinterface
```

### Modules

The Randomizable package includes two modules which return random values of type a. The difference between the two modules is how the min and max values are determined. The module mkGenericRandomizer uses the min and max values of the type, while the module mkConstrainedRandomizer uses arguments to set the min and max values. The type a must be in the Bounded class for both modules.

mkGenericRandomizer	This module provides a Randomize interface, which will return the next random value when the next method is invoked. The min and max values are the values defined by the type a which must be in the Bounded class.	
	<pre>module mkGenericRandomizer (Randomize#(a))    provisos (Bits#(a, sa), Bounded#(a));</pre>	

mkConstrainedRandomi	This module provides a Randomize interface, which will give the next random value when the next method is invoked. When instantiated, the min and max values are provided as arguments. Type a must be in the Bounded class.
	<pre>module mkConstrainedRandomizer#(a min, a max) (Randomize#(a))    provisos (Bits#(a, sa), Bounded#(a));</pre>

#### Example

The mkTLMRandomizer module, shown below, uses the Randomize package to generate random values for TLM packets. The mkConstrainedRandomizer module is for fields with specific allowed values or ranges, while the mkGenericRandomizer module is for field where all values of the type are allowed.

```
module mkTLMRandomizer#(Maybe#(TLMCommand) m_command) (Randomize#(TLMRequest#('TLM_TYPES)))
   provisos(Bits#(RequestDescriptor#('TLM_TYPES), s0),
    Bounded#(RequestDescriptor#('TLM_TYPES)),
    Bits#(RequestData#('TLM_TYPES), s1),
    Bounded#(RequestData#('TLM_TYPES))
    );
   // Use mkGeneric Randomizer - entire range valid
  Randomize#(RequestDescriptor#('TLM_TYPES)) descriptor_gen <- mkGenericRandomizer;</pre>
   Randomize#(Bit#(2))
                                                log_wrap_gen
                                                                <- mkGenericRandomizer;</pre>
  Randomize#(RequestData#('TLM_TYPES))
                                                data_gen
                                                                <- mkGenericRandomizer;</pre>
   // Use mkConstrainedRandomizer to Avoid UNKNOWN
  Randomize#(TLMCommand) command_gen <- mkConstrainedRandomizer(READ, WRITE);</pre>
  Randomize#(TLMBurstMode) burst_mode_gen <- mkConstrainedRandomizer(INCREMENT, WRAP);</pre>
   // Use mkConstrainedRandomizer to set legal sizes between 1 and 16
  Randomize#(TLMUInt#('TLM_TYPES)) burst_length_gen <- mkConstrainedRandomizer(1,16);</pre>
```

#### 3.8.3 Arbiter

### **Package**

```
import Arbiter :: * ;
```

### Description

The Arbiter package includes interfaces and modules to implement two different arbiters: a fair arbiter with changing priorities (round robin) and a sticky arbiter, also round robin, but which gives the current owner priority.

### **Interfaces and Methods**

The Arbiter package includes three interfaces: a arbiter client interface, an arbiter request interface and an arbiter interface which is a vector of client interfaces.

**ArbiterClient\_IFC** The **ArbiterClient\_IFC** interface has two methods: an Action method to make the request and a Boolean value method to indicate the request was granted. The lock method is unused in this implementation.

```
interface ArbiterClient_IFC;
  method Action request();
  method Action lock();
  method Bool grant();
endinterface
```

**ArbiterRequest\_IFC** The **ArbiterRequest\_IFC** interface has two methods: an Action method to grant the request and a Boolean value method to indicate there is a request. The lock method is unused in this implementation.

```
interface ArbiterRequest_IFC;
  method Bool request();
  method Bool lock();
  method Action grant();
endinterface
```

The ArbiterClient\_IFC interface and the ArbiterRequest\_IFC interface are connectable.

```
instance Connectable#(ArbiterClient_IFC, ArbiterRequest_IFC);
```

**Arbiter\_IFC** The **Arbiter\_IFC** has a subinterface which is a vector of **ArbiterClient\_IFC** interfaces. The number of items in the vector equals the number of clients.

```
interface Arbiter_IFC#(type count);
  interface Vector#(count, ArbiterClient_IFC) clients;
endinterface
```

### Modules

The mkArbiter module is a fair arbiter with changing priorities (round robin). The mkStickyArbiter gives the current owner priority - they can hold priority as long as they keep requesting it. The modules all provide a Arbiter\_IFC interface.

mkArbiter	This module is a fair arbiter with changing priorities (round robin). If fixed is True, the current client holds the priority, if fixed is False, it moves to the next client. mkArbiter provides a Arbiter_IFC interface. Initial priority is given to client 0.
	<pre>module mkArbiter#(Bool fixed) (Arbiter_IFC#(count));</pre>

mkStickyArbiter	As long as the client currently with the grant continues to assert request, it can hold the grant. It provides a Arbiter_IFC interface.
	<pre>module mkStickyArbiter (Arbiter_IFC#(count));</pre>

#### 3.8.4 Cntrs

### Package

```
import Cntrs :: * ;
```

### Description

The Cntrs package provides interfaces and modules to implement typed and untyped up/down counters.

The Count interface and associated mkCount module provides an up/down counter which allows atomic simultaneous increment and decrement operations. The scheduled order of operations in a single cycle is:

```
read SB update SB (incr,decr) SB write
```

If there are simultaneous update, incr, and decr operations, the final result will be:

```
update_val + incr_val - decr_val
```

A write sets the new value to write\_val regardless of the other methods called in the cycle.

The UCount interface and associated mkUCount module provide an untyped version of an up/down counter; that is the counter width can be determined at elaboration time rather than type check time. The value of the counter is represented by an UInt#(n) where the width of the counter is determined by the maxValue ( $0 \le maxValue < 2^{32}$ ) argument. There are no methods to access the counter value directly; you can only access the value through the comparison operations.

### **Interfaces and Methods**

The Cntrs package provides two interfaces; Count which is a typed interface and UCount which is an untyped interface.

Count Interface Methods		
Name	Type	Description
incr	Action	Increments the counter by incr_val
decr	Action	Decrements the counter by decr_val
update	Action	Sets the value to update_val. Final value will
		include increment and decrement values.
_write	Action	Sets the final value to write_val regardless of
		other operations in the cycle.
_read	t	Returns the value of the counter.

UCount Interface Methods		
Name	Type	Description
incr	Action	Increments the counter by incr_val
decr	Action	Decrements the counter by decr_val
update	Action	Sets the value to update_val. Final value will
		include increment and decrement values.
_write	Action	Sets the final value to write_val regardless of
		other operations in the cycle.
isEqual	Bool	Returns true if val is equal to the value of the
		counter.
isLessThan	Bool	Returns true if val is less than the value of the
		counter.
isGreaterThan	Bool	Returns true if val is greater than the value of the
		counter.

```
interface UCount;
  method Action update (Integer update_val);
  method Action _write (Integer write_val);
  method Action incr (Integer incr_val);
  method Action decr (Integer decr_val);
  method Bool isEqual (Integer val);
  method Bool isLessThan (Integer val);
  method Bool isGreaterThan (Integer val);
endinterface
```

### Modules

mkCounter	<pre>Instantiates a Counter where read precedes update precedes an increment or decrement precedes a write. The ModArith provisos limits its use to module 2 arithmetic types: UInt, Int, and Bit. Widths of size 0 are supported.  module mkCount #(t resetVal) (Count#(t))     provisos ( Arith#(t)</pre>
mkUCount	Instantiates a counter which can count from 0 to maxVal inclusive. maxVal must be known at compile time. The initValue and maxValue must be Integers.

module mkUCount#(Integer initValue, Integer maxValue) (UCount);

## Verilog Modules

mkCounter and mkUCount corresponds to the following Verilog module, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name	Defined in File
mkCounter mkUCount	vCount	Counter.v

### 3.8.5 GrayCounter

### **Package**

```
import GrayCounter :: * ;
```

### Description

The GrayCounter package provides an interface and a module to implement a gray-coded counter with methods for both binary and Gray code. This package is designed for use in the BRAMFIFO module, Section 3.2.4. Since BRAMs have registered address inputs, the binary outputs are not registered. The counter has two domains, source and destination. Binary and Gray code values are written in the source domain. Both types of values can be read from the source and the destination domains.

### **Types**

The Gray Counter package uses the type Gray, defined in the Gray package, Section 3.8.6. The Gray package is imported by the Gray Counter package.

## **Interfaces and Methods**

The GrayCounter package includes one interface, GrayCounter.

GrayCounter Interface Methods				
Name	Type	Description		
incr	Action	Increments the counter by 1		
decr	Action	Decrements the counter by 1		
sWriteBin	Action	Writes a binary value into the counter in the source		
		domain.		
sReadBin	Bit#(n)	Returns a binary value from the source domain of		
		the counter. The output is not registered		
sWriteGray	Action	Writes a Gray code value into the counter in the		
		source domain.		
sReadGray	Gray#(n)	Returns the Gray code value from the source do-		
		main of the counter. The output is registered.		
dReadBin	Bit#(n)	Returns the binary value from the destination do-		
		main of the counter. The output is not registered.		
dReadGray	Gray#(n)	Returns the Gray code value from the destination		
		domain of the counter. The output is registered.		

```
interface GrayCounter#(numeric type n);
   method
             Action
                          incr;
   method
             Action
                          decr;
                          sWriteBin(Bit#(n) value);
   method
             Action
             Bit#(n)
                          sReadBin;
   method
                          sWriteGray(Gray#(n) value);
   method
             Action
   method
             Gray#(n)
                          sReadGray;
   method
             Bit#(n)
                          dReadBin;
   method
             Gray#(n)
                          dReadGray;
endinterface: GrayCounter
```

### Modules

The module mkGrayCounter instantiates a Gray code counter with methods for both binary and Gray code.

mkGrayCounter	Instantiates a Gray counter with an initial value initval.
	<pre>module mkGrayCounter#(Gray#(n) initval,</pre>

### 3.8.6 Gray

### Package

```
import Gray :: *;
```

### Description

The Gray package defines a datatype, Gray and functions for working with the Gray type. This type is used by the GrayCounter package.

### Types and type classes

The datatype **Gray** is a representation for Gray code values. The basic representation is the **Gray** structure, which is polymorphic on the size of the value.

The Gray type belongs to the Literal and Bounded type classes. Each type class definition includes functions which are then also defined for the data type. The Prelude library definitions (Section 2) describes which functions are defined for each type class.

	Type Classes used by Gray								
	Bits	Eq	Literal	Arith	Ord	Bounded	Bit	Bit	Bit
							wise	Reduction	Extend
Gray									

Literal The Gray type is a member of the Literal class, which defines an encoding from the compile-time Integer type to Gray type with the fromInteger and grayEncode functions. The fromInteger converts the value to a bit pattern, and then calls grayEncode.

```
instance Literal #( Gray#(n) )
   provisos(Add#(1, msb, n));
```

**Bounded** The Gray type is a member of the Bounded class, which provides the functions minBound and maxBound to define the minimum and maximum Gray code values.

```
minimum: 'b0
maximum: 'b10...0
instance Bounded # ( Gray#(n) )
provisos(Add#(1, msb, n));
```

#### **Functions**

grayEncode	This function takes a binary value of type Bit#(n) and returns a Gray type with the Gray code value.
	<pre>function Gray#(n) grayEncode(Bit#(n) value)     provisos(Add#(1, msb, n));</pre>
grayDecode	This function takes a Gray code value of size n and returns the binary value.
	<pre>function Bit#(n) grayDecode(Gray#(n) value)     provisos(Add#(1, msb, n));</pre>
grayIncrDecr	This functions takes a Gray code value and a Boolean, decrement. If decrement is True, the value returned is one less than the input value. If decrement is False, the value returned is one greater.
	<pre>function Gray#(n) grayIncrDecr(Bool decrement,</pre>
grayIncr	Takes a Gray code value and returns a Gray code value incremented
	by 1.
	<pre>function Gray#(n) grayIncr(Gray#(n) value)     provisos(Add#(1, msb, n));</pre>
grayDecr	Takes a Gray code value a returns a Gray code value decremented by 1.
	<pre>function Gray#(n) grayDecr(Gray#(n) value)     provisos(Add#(1, msb, n));</pre>

## 3.8.7 CompletionBuffer

## Package

```
import CompletionBuffer :: * ;
```

## Description

A CompletionBuffer is like a FIFO except that the order of the elements in the buffer is independent of the order in which the elements are entered. Each element obtains a token, which reserves a slot in the buffer. Once the element is ready to be entered into the buffer, the token is used to place the element in the correct position. When removing elements from the buffer, the elements are delivered in the order specified by the tokens, not in the order that the elements were written.

Completion Buffers are useful when multiple tasks are running, which may complete at different times, in any order. By using a completion buffer, the order in which the elements are placed in the buffer can be controlled, independent of the order in which the data becomes available.

#### **Interface and Methods**

The CompletionBuffer interface provides three subinterfaces. The reserve interface, a Get, allows the caller to reserve a slot in the buffer by returning a token holding the identity of the slot. When data is ready to be placed in the buffer, it is added to the buffer using the complete interface of type Put. This interface takes a pair of values as its argument - the token identifying its slot, and the data itself. Finally, using the drain interface, of type Get, data may be retrieved from the buffer in the order in which the tokens were originally allocated. Thus the results of quick tasks might have to wait in the buffer while a lengthy task ahead of them completes.

The type of the elements to be stored is element\_type. The type of the required size of the buffer is a numeric type n, which is also the type argument for the type for the tokens issued, CBToken. This allows the type-checking phase of the synthesis to ensure that the tokens are the appropriate size for the buffer, and that all the buffer's internal registers are of the correct sizes as well.

	CompletionBuffer Interface			
Name	Type	Description		
reserve	Get	Used to reserve a slot in the buffer. Returns a token, CBToken #(n), identifying the slot in the buffer.		
complete	Put	Enters the element into the buffer. Takes as arguments the slot in the buffer, CBToken#(n), and the element to be stored in the buffer.		
drain	Get	Removes an element from the buffer. The elements are returned in the order the tokens were allocated.		

## Datatypes

The CBToken type is abstract to avoid misuse.

typedef union tagged { ... } CBToken #(numeric type n) ...;

### Modules

The mkCompletionBuffer module is used to instantiate a completion buffer. It takes no size arguments, as all that information is already contained in the type of the interface it produces.

mkCompletionBuffer	Creates a completion buffer.
	<pre>module mkCompletionBuffer(CompletionBuffer#(n, element_type)) provisos (Bits#(element_type, sizea))</pre>

### Example- Using a Completion Buffer in a server farm of multipliers

A server farm is a set of identical servers, which can each perform the same task, together with a controller. The controller allocates incoming tasks to any server which happens to be available (free), and sends results back to its caller.

The time needed to complete each task depends on the value of the multiplier argument; there is therefore no guarantee that results will become available in the order the tasks were started. It is required, however, that the controller return results to its caller in the order the tasks were received. The controller accordingly must instantiate a special mechanism for this purpose. The appropriate mechanism is a Completion Buffer.

```
import List::*;
import FIF0::*;
import GetPut::*;
import CompletionBuffer::*;
typedef Bit#(16) Tin;
typedef Bit#(32) Tout;
// Multiplier interface
interface Mult_IFC;
    method Action start (Tin m1, Tin m2);
    method ActionValue#(Tout)
                                  result();
endinterface
typedef Tuple2#(Tin,Tin) Args;
typedef 8 BuffSize;
typedef CBToken#(BuffSize) Token;
// This is a farm of multipliers, mkM. The module
// definition for the multipliers mkM is not provided here.
// The interface definition, Mult_IFC, is provided.
module mkFarm#( module#(Mult_IFC) mkM ) ( Mult_IFC );
   // make the buffer twice the size of the farm
   Integer n = div(valueof(BuffSize),2);
   // Declare the array of servers and instantiate them:
  Mult_IFC mults[n];
   for (Integer i=0; i<n; i=i+1)</pre>
      begin
         Mult_IFC s <- mkM;</pre>
         mults[i] = s;
      end
  FIFO#(Args) infifo <- mkFIFO;</pre>
   // instantiate the Completion Buffer, cbuff, storing values of type Tout
   // buffer size is Buffsize, data type of values is Tout
   CompletionBuffer#(BuffSize,Tout) cbuff <- mkCompletionBuffer;</pre>
   // an array of flags telling which servers are available:
   Reg#(Bool) free[n];
   // an array of tokens for the jobs in progress on the servers:
```

```
Reg#(Token) tokens[n];
   // this loop instantiates n free registers and n token registers
   // as well as the rules to move data into and out of the server farm
   for (Integer i=0; i<n; i=i+1)</pre>
      begin
         // Instantiate the elements of the two arrays:
         Reg#(Bool) f <- mkReg(True);</pre>
         free[i] = f;
         Reg#(Token) t <- mkRegU;</pre>
         tokens[i] = t;
         Mult_IFC s = mults[i];
         // The rules for sending tasks to this particular server, and for
         // dealing with returned results:
         rule start_server (f); // start only if flag says it's free
            // Get a token
            CBToken#(BuffSize) new_t <- cbuff.reserve.get;</pre>
            Args a = infifo.first;
            Tin a1 = tpl_1(a);
            Tin a2 = tpl_2(a);
            infifo.deq;
            f <= False;
            t <= new_t;
            s.start(a1,a2);
         endrule
         rule end_server (!f);
            Tout x <- s.result;</pre>
            // Put the result x into the buffer, at the slot t
            cbuff.complete.put(tuple2(t,x));
            f <= True;
         endrule
      end
   method Action start (m1, m2);
      infifo.enq(tuple2(m1,m2));
   endmethod
   // Remove the element from the buffer, returning the result
   // The elements will be returned in the order that the tokens were obtained.
   method result = cbuff.drain.get;
endmodule
3.8.8 UniqueWrappers
Package
import UniqueWrappers :: *;
Description
```

The UniqueWrappers package takes a piece of combinational logic which is to be shared and puts it into its own protective shell or wrapper to prevent its duplication. This is used in instances where a separately synthesized module is not possible. It allows the designer to use a piece of logic at several places in a design without duplicating it at each site.

There are times where it is desired to use a piece of logic at several places in a design, but it is too bulky or otherwise expensive to duplicate at each site. Often the right thing to do is to make the piece of logic into a separately synthesized module – then, if this module is instantiated only once, it will not be duplicated, and the tool will automatically generate the scheduling and multiplexing logic to share it among the sites which use its methods. Sometimes, however, this is not convenient. One reason might be that the logic is to be incorporated into a submodule of the design which is itself polymorphic – this will probably cause difficulties in observing the constraints necessary for a module which is to be separately synthesized. And if a module is *not* separately synthesized, the tool will inline its logic freely wherever it is used, and thus duplication will not be prevented as desired.

This package covers the case where the logic to be shared is combinational and cannot be put into a separately synthesized module. It may be thought of as surrounding this combinational function with a protective shell, a *unique wrapper*, which will prevent its duplication. The module mkUniqueWrapper takes a one-argument function as a parameter; both the argument type a and the result type b must be representable as bits, that is, they must both be in the Bits typeclass.

#### Interfaces

The UniqueWrappers package provides an interface, Wrapper, with one actionvalue method, func, which takes an argument of type a and produces a method of type ActionValue#(b). If the module is instantiated only once, the logic implementing its parameter will be instantiated just once; the module's method may, however, be used freely at several places.

Although the function supplied as the parameter is purely combinational and does not change state, the method is of type ActionValue. This is because actionvalue methods have enable signals and these signals are needed to organize the scheduling and multiplexing between the calling sites.

Variants of the interface Wrapper are also provided for handling functions of two or three arguments; the interfaces have one and two extra parameters respectively. In each case the result type is the final parameter, following however many argument type parameters are required.

	Wrapper Interfaces
Wrapper	This interface has one actionvalue method, func, which takes an argument of type a_type and produces an actionvalue of type ActionValue#(b_type).  interface Wrapper#(type a_type, type b_type); method ActionValue#(b_type) func (a_type x);
Wrapper2	Similar to the Wrapper interface, but it takes two arguments.  interface Wrapper2#(type a1_type, type a2_type, type b_type); method ActionValue#(b_type) func (a1_type x, a2_type y);
Wrapper3	Similar to the Wrapper interface, but it takes three arguments.  interface Wrapper3#(type a1_type, type a2_type, type a3_type, type b_type);  method ActionValue#(b_type) func (a1_type x, a2_type y, a3_type z);

#### Modules

The interfaces Wrapper, Wrapper2, and Wrapper3 are provided by the modules mkUniqueWrapper, mkUniqueWrapper2, and mkUniqueWrapper3. These modules vary only in the number of aguments in the parameter function.

If a function has more than three arguments, it can always be rewritten or wrapped as one which takes the arguments as a single tuple; thus the one-argument version mkUniqueWrapper can be used with this function.

```
Takes a function, func, with a single parameter x and provides the interface Wrapper.

module mkUniqueWrapper#(function b_type func(a_type x))

(Wrapper#(a_type, b_type))

provisos (Bits#(a_type, sizea), Bits#(b_type, sizeb));
```

## mkUniqueWrapper2

Takes a function, func, with a two parameters, x and y, and provides the interface Wrapper2.

## mkUniqueWrapper3

Takes a function, func, with a three parameters, x, y, and z, and provides the interface Wrapper3.

## **Example: Complex Multiplication**

```
// This module defines a single hardware multiplier, which is then
// used by multiple method calls to implement complex number
// multiplication (a + bi)(c + di)

typedef Int#(18) CFP;

module mkComplexMult1Fifo( ArithOpGP2#(CFP) ) ;
  FIFO#(ComplexP#(CFP)) infifo1 <- mkFIFO;
  FIFO#(ComplexP#(CFP)) infifo2 <- mkFIFO;
  let arg1 = infifo1.first ;
  let arg2 = infifo2.first ;</pre>
```

```
FIFO#(ComplexP#(CFP)) outfifo <- mkFIFO;</pre>
 Reg#(CFP) rr <- mkReg(0);</pre>
  Reg#(CFP) ii <- mkReg(0);</pre>
  Reg#(CFP) ri <- mkReg(0);</pre>
  Reg#(CFP) ir <- mkReg(0);</pre>
  // Declare and instantiate an interface that takes 2 arguments, multiplies them
  // and returns the result. It is a Wrapper2 because there are 2 arguments.
  Wrapper2#(CFP,CFP, CFP) smult <- mkUniqueWrapper2( \* );</pre>
  // Define a sequence of actions
  // Since smult is a UnqiueWrapper the method called is smult.func
  Stmt multSeq =
  seq
     action
        let mr <- smult.func( arg1.rel, arg2.rel );</pre>
        rr <= mr ;
     endaction
     action
        let mr <- smult.func( arg1.img, arg2.img );</pre>
        ii <= mr ;
     endaction
     action
        // Do the first add in this step
        let mr <- smult.func( arg1.img, arg2.rel );</pre>
        ir <= mr ;
        rr <= rr - ii ;
     endaction
     action
        let mr <- smult.func( arg1.rel, arg2.img );</pre>
        // We are done with the inputs so deq the in fifos
        infifo1.deq ;
        infifo2.deq;
     endaction
     action
        let ii2 = ri + ir ;
        let res = Complex{ rel: rr , img: ii2 } ;
        outfifo.enq( res ) ;
     endaction
  endseq;
  // Now convert the sequence into a FSM ;
  // Bluespec can assign the state variables, and pick up implict
 // conditions of the actions
 FSM multfsm <- mkFSM(multSeq);</pre>
 rule startFSM;
     multfsm.start;
  endrule
endmodule
```

#### 3.8.9 DefaultValue

### Package

```
import DefaultValue :: * ;
```

## Description

This package defines a type class of DefaultValue and instances of the type class for many commonly used datatypes. Users can create their own default value instances for other types. This type class is particularly useful for defining default values for user-defined structures.

## **Typeclasses**

```
typeclass DefaultValue #( type t );
    t defaultValue ;
endtypeclass
```

The following instances are defined in the <code>DefaultValue</code> package. You can define your own instances for user-defined structures and other types.

DefaultValue Instances			
Literal#(t)	Any type t in the Literal class can have a default value which is defined here as 0. The types in the Literal class include Bit#(n), Int#(n), UInt#(n), Real, Integer, FixedPoint, and Complex.  instance DefaultValue # (t) provisos (Literal#(t)); defaultValue = fromInteger (0);		

Bool	The default value for a Bool is defined as False.
	<pre>instance DefaultValue #( Bool );   defaultValue = False ;</pre>

void	The default value for a void is defined as ?.
	<pre>instance DefaultValue #(void);   defaultValue = ?;</pre>

Maybe	The default value for a Maybe is defined as tagged Invalid.
	<pre>instance DefaultValue #( Maybe#(t) );   defaultValue = tagged Invalid ;</pre>

The default value for a Tuple is composed of the default values of each member type. Instances are defined for Tuple2 through Tuple8.

```
Tuple2#(a,b)

The default value of a Tuple2 is the default value of element a and the default value of element b.

instance DefaultValue #( Tuple2#(a,b) )

provisos (DefaultValue#(a)

,DefaultValue#(b) );

defaultValue = tuple2 (defaultValue, defaultValue );
```

```
The default value for a Vector replicates the element's default value type for each element.

instance DefaultValue #( Vector#(n,t) )
   provisos (DefaultValue#(t));
   defaultValue = replicate (defaultValue);
```

### Examples

Example 1: Specifying the initial or reset values for a structure.

```
Reg#(Int#(17)) rint <- mkReg#(defaultValue); // initial value 0

Reg#(Tuple2#(Bool,UInt#(5))) tbui <- mkReg#(defaultValue); // value is(False,0)

Reg#(Vector#(n,Bool) vbool <- mkReg#(defaultValue); // initial value all False
```

Example 2: Using default values to replace the unsafe use of unpack.

```
import DefaultValue :: *;
typedef struct {
  UInt#(4) size;
  UInt#(3) depth ;
  } MyStruct
deriving (Bits, Eq);
instance DefaultValue #( MyStruct );
  defaultValue = MyStruct { size : 0,
                             depth : 1 };
endinstance
then you can use:
   Reg#(MyStruct)
                                  mstr <- mkReg(defaultValue);</pre>
instead of:
                                  mybad <- mkReg(unpack(0)); // Bad use of unpack</pre>
   Reg#(MyStruct)
Example 3: Module instantiation which requires a large structure as an argument.
```

#### 3.8.10 TieOff

#### **Package**

```
import TieOff :: *;
```

# Description

This package provides a typeclass TieOff#(t) which may be userful to provide default enable methods of some interface t, some of which must be always\_enabled or require some action.

# **Typeclasses**

```
typeclass TieOff #(type t);
  module mkTieOff#(t ifc) (Empty);
endtypeclass
```

# Example: Defining a TieOff for a Get interface

This is a sink module which pulls data from the Get interface and displays the data.

### 3.8.11 Assert

### **Package**

```
import Assert :: *;
```

### Description

The Assert package contains definitions to test assertions in the code. The check-assert flag must be set during compilation. By default the flag is set to False and assertions are ignored. The flag, when set, instructs the compiler to abort compilation if an assertion fails.

# Functions

staticAssert	Compile time assertion. Can be used anywhere a compile-time statement is valid.
	<pre>module staticAssert(Bool b, String s);</pre>

dynamicAssert	Run time assertion. Can be used anywhere an Action is valid, and is tested whenever it is executed.
	<pre>function Action dynamicAssert(Bool b, String s);</pre>
continuousAssert	Continuous run-time assertion (expected to be True on each clock). Can be used anywhere a module instantiation is valid.
	function Action continuousAssert(Bool b, String s);

# **Examples using Assertions:**

```
import Assert:: *;
module mkAssert_Example ();
  // A static assert is checked at compile-time
  // This code checks that the indices are within range
 for (Integer i=0; i<length(cs); i=i+1)</pre>
        Integer new_index = (cs[i]).index;
        staticAssert(new_index < valueOf(n),</pre>
            strConcat("Assertion index out of range: ", integerToString(new_index)));
      end
  rule always_fire (True);
       counter <= counter + 1;</pre>
  endrule
  // A continuous assert is checked on each clock cycle
  continuousAssert (!fail, "Failure: Fail becomes True");
  // A dynamic assert is checked each time the rule is executed
  rule test_assertion (True);
     dynamicAssert (!fail, "Failure: Fail becomes True");
  endrule
endmodule: mkAssert_Example
3.8.12 Probe
Package
```

### Description

import Probe :: \*;

A Probe is a primitive used to ensure that a signal of interest is not optimized away by the compiler and that it is given a known name. In terms of BSV syntax, the Probe primitive it used just like a register except that only a write method exists. Since reads are not possible, the use of a Probe has no effect on scheduling. In the generated Verilog, the associated signal will be named just like the port of any Verilog module, in this case <instance\_name>\$PROBE. No actual Probe instance will be created however. The only side effects of a BSV Probe instantiation relate to the naming and retention of the associated signal in the generated Verilog.

### Interfaces

```
interface Probe #(type a_type);
   method Action _write(a_type x1);
endinterface: Probe
```

#### Modules

The module mkProbe is used to instantiate a Probe.

mkProbe	Instantiates a Probe
	<pre>module mkProbe(Probe#(a_type))   provisos (Bits#(a_type, sizea));</pre>

# Example - Creating and writing to registers and probes

```
import FIF0::*;
import ClientServer::*;
import GetPut::*;
import Probe::*;
typedef Bit#(32) LuRequest;
typedef Bit#(32) LuResponse;
module mkMesaHwLpm(ILpm);
   // Create registers for requestB32 and responseB32
   Reg#(LuRequest) requestB32 <- mkRegU();</pre>
   Reg#(LuResponse) responseB32 <- mkRegU();</pre>
   // Create a probe responseB32_probe
   Probe#(LuResponse) responseB32_probe <- mkProbe();</pre>
   // Define the interfaces:
      interface Get response;
         method get();
            actionvalue
               let resp <- completionBuffer.drain.get();</pre>
               // record response for debugging purposes:
               let \{r,t\} = resp;
                                    // a write to a register
               responseB32 <= r;</pre>
               responseB32_probe <= r; // a write to a probe
               // count responses in status register
               return(resp);
            endactionvalue
         endmethod: get
      endinterface: response
endmodule
```

# 3.8.13 Reserved

### **Package**

```
import Reserved :: * ;
```

#### Description

The Reserved package defines three abstract data types which only have the purpose of taking up space. They are useful when defining a struct where you need to enforce a certain layout and want to use the type checker to enforce that the value is not accidently used. One can enforce a layout unsafely with Bit#(n), but Reserved#(n) gives safety. A value of type Reserved#(n) takes up exactly n bits.

```
typedef ··· abstract ··· Reserved#(type n);
```

# Types and Type classes

There are three types defined in the Reserved package: Reserved, ReservedZero, and ReservedOne. The Reserved type is an abstract data type which takes up exactly n bits and always returns an unspecified value. The ReservedZero and ReservedOne data types are equivalent to the Reserved type except that ReservedZero always returns '0 and ReservedOne always returns '1.

	Type Classes used by Reserved								
Bits   Eq   Literal   Arith   Ord   Bounded   Bit   Bit   Bit						Bit			
							wise	Reduction	Extend
Reserved									
ReservedZero									
ReservedOne									

• Bits The only purpose of these types is to allow the value to exist in hardware (at port boundaries and in states). The user should have no reason to use pack/unpack directly.

Converting Reserved to or from Bits returns a don't care (?).

Converting ReservedZero to or from Bits returns a '0.

Converting ReservedOne to or from Bits returns a '1.

Eq and Ord

Any two Reserved, ReservedZero, or ReservedOne values are considered to be equal.

• Bounded

The upper and lower bound return don't care (?), '1 or '0 values depending on the type.

### Example: Structure with a 8 bits reserved.

header	payload0	payload1	dummy	trailer
8	8	8	8	8

#### 3.8.14 TriState

#### **Package**

```
import TriState :: * ;
```

# Description

The TriState package implements a tri-state buffer, as shown in Figure 3. Depending on the value of the output\_enable, inout can be an input or an output.




Figure 3: TriState Buffer

The buffer has two inputs, an input of type value\_type and a Boolean output\_enable which determines the direction of inout. If output\_enable is True, the signal is coming in from input and out through inout and output. If output\_enable is False, then a value can be driven in from inout, and the output value will be the value of inout. The behavior is described in the tables below.

$output\_enable = 0$			
ou	tput = i	$\operatorname{nout}$	
Inp	uts		
input	input inout		
0	0 0		
0	1		
1	0		
1	1	1	

$output\_enable = 1$				
O	output = in			
i	nout = 1	in		
	Outputs			
input	inout output			
0	0 0			
1	1	1		

This module is not supported in Bluesim.

# **Interfaces and Methods**

The TriState interface is composed of an Inout interface and a \_read method. The \_read method is similar to the \_read method of a register in that to read the method you reference the interface in an expression.

TriState Interface						
Name Type Description						
io	Inout#(value_type)	<pre>Inout subinterface providing a value of type value_type</pre>				
_read	value_type Returns the value of output					

```
(* always_ready, always_enabled *)
interface TriState#(type value_type);
  interface Inout#(value_type) io;
  method value_type __read;
endinterface: TriState
```

#### **Modules and Functions**

The TriState package provides a module constructor function, mkTriState, which provides the TriState interface. The interface includes an Inout subinterface and the value of output.

mkTriState	Creates a module which provides the TriState interface.
	<pre>module mkTriState#(Bool output_enable, value_type input)</pre>

# **Verilog Modules**

The TriState module is implemented by the Verilog module TriState.v which can be found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

# 3.8.15 ZBus

# Package

```
import ZBus :: *;
```

#### Description

BSV provides the ZBus library to allow users to implement and use tri-state buses. Since BSV does not support high-impedance or undefined values internally, the library encapsulates the tri-state bus implementation in a module that can only be accessed through predefined interfaces which do not allow direct access to internal signals (which could potentially have high-impedance or undefined values).

The Verilog implementation of the tri-state module includes a number of primitive submodules that are implemented using Verilog tri-state wires. The BSV representation of the bus, however, only models the values of the bus at the associated interfaces and thus the need to represent high-impedance or undefined values in BSV is avoided.

A ZBus consists of a series of clients hanging off of a bus. The combination of the client and the bus is provided by the ZBusDualIFC interface which consists of 2 subinterfaces, the client and the bus. The client subinterface is provided by the ZBusClientIFC interface. The bus subinterface is provided by the ZBusBusIFC interface. The user never needs to manipulate the bus side, this is all done internally. The user builds the bus out of ZBusDualIFCs and then drives values onto the bus and reads values from the bus using the ZBusClientIFC.

#### **Interfaces and Methods**

There are three interfaces are defined in this package; ZBusDualIFC, ZBusClientIFC, and ZBusBusIFC.

The ZBusDualIFC interface provides two subinterfaces; a ZBusBusIFC and a ZBusClientIFC. For a given bus, one ZBusDualIFC interface is associated with each bus client.

	ZBusDualIFC			
Name	Type	Description		
busIFC	ZBusBusIFC#() The subinterface providing the bus side o			
	ZBus.			
clientIFC	clientIFC ZBusClientIFC#(t) The subinterface providing the client si			
		ZBus.		

```
interface ZBusDualIFC #(type value_type) ;
  interface ZBusBusIFC#(value_type) busIFC;
  interface ZBusClientIFC#(value_type) clientIFC;
endinterface
```

The ZBusClientIFC allows a BSV module to connect to the tri-state bus. The drive method is used to drive a value onto the bus. The get() and fromBusValid() methods allow each bus client to access the current value on the bus. If the bus is in an invalid state (i.e. has a high-impedance value or an undefined value because it is being driven by more than one client simultaneously), then the get() method will return 0 and the fromBusValid() method will return False. In all other cases, the fromBusValid() method will return the current value of the bus.

ZBusClientIFC						
	Method			Argument		
Name	Type	pe Description		Description		
drive	Action	Drives a current value on	value	The value being put on		
		to the bus		the bus, datatype of		
				value_type.		
get	value_type	Returns the current				
	value on the bus.					
fromBusValid	Bool Returns False if the bus					
	has a high-impedance					
value or is undefined.						

The ZBusBusIFC interface connects to the bus structure itself using tri-state values. This interface is never accessed directly by the user.

# **Modules and Functions**

The library provides a module constructor function, mkZBusBuffer, which allows the user to create a module which provides the ZBusDualIFC interface. This module provides the functionality of a tri-state buffer.

```
mkZBusBuffer

Creates a module which provides the ZBusDualIFC interface.

module mkZBusBuffer (ZBusDualIFC #(value_type))

provisos (Eq#(value_type), Bits#(value_type, size_value));
```

The mkZBus module constructor function takes a list of ZBusBusIFC interfaces as arguments and creates a module which ties them all together in a bus.

```
mkZBus

Ties a list of ZBusBusIFC interfaces together in a bus.

module mkZBus#(List#(ZBusBusIFC#(value_type)) ifc_list)(Empty)
provisos (Eq#(value_type), Bits#(value_type, size_value));
```

# Examples - ZBus

```
Creating a tri-state buffer for a 32 bit signal. The interface is named {\tt buffer\_0}.
```

```
ZBusDualIFC#(Bit#(32)) buffer_0();
mkZBusBuffer inst_buffer_0(buffer_0);
```

Drive a value of 12 onto the associated bus.

```
buffer_0.clientIFC.drive(12);
```

The following code fragment demonstrates the use of the module mkZBus.

#### 3.8.16 CRC

#### Package

```
import CRC :: * ;
```

### Description

CRC's are designed to protect against common types of errors on communication channels. The CRC package defines modules to calculate a check value for each 8-bit block of data, which can then be verified to determine if data was transmitted and/or received correctly. There are many commonly used and standardized CRC algorithms. The CRC package provides both a generalized CRC module as well as module implementations for the CRC-CCITT, CRC-16-ANSI, and CRC-32 (IEEE 802.3) standards. The size of the CRC polynomial is polymorphic and the data size is a byte (Bit#(8)), which is relevant for many applications. The generalized module uses five arguments to define the CRC algorithm: the CRC polynomial, the initial CRC value, a fixed bit pattern to Xor with the remainder, a boolean indicating whether to reverse the data bit order and a boolean indicating whether to reverse the result bit order. By specifying these arguments, you can implement many CRC algorithms. This package provides modules for three specific algorithms by defining the arguments for those algorithms.

#### **Interfaces and Methods**

The CRC modules provide the CRC interface. The add method is used to calculate the check value on the data argument. In this package, the argument is always a Bit#(8).

	CRC Interface					
Method			Argu	iments		
Name	Type	Description	Name	Description		
add	Action	Update the CRC	Bit#(8) data	8-bit data block		
clear Action Reset to the initial value						
result	t Bit#(n) Returns the current value of the check value					
complete	lete ActionValue(Bit#(n)) Return the result and reset					

```
interface CRC#(numeric type n);
  method    Action    add(Bit#(8) data);
  method    Action    clear();
  method    Bit#(n)    result();
  method    ActionValue#(Bit#(n)) complete();
endinterface
```

#### Modules

The implementation of the generalized CRC module takes the following five arguments:

- Bit#(n) polynomial: the crc operation polynomial, for example  $x^{16} + x^{12} + x^5 + 1$  is written as 'h1021
- Bit#(n) initval: the initial CRC value
- Bit#(n) finalXor: the result is xor'd with this value if desired
- Bool reflectData: if True, reverse the data bit order
- Bool reflectRemainder: if True, reverse the result bit order

mkCRC	The generalized CRC module. The provisos enforce the requirement that polynomial and initial value must be at least 8 bits.
	<pre>module mkCRC#( Bit#(n) polynomial     , Bit#(n) initval</pre>
	<pre>, Bit#(n) finalXor , Bool reflectData</pre>
	, Bool reflectRemainder )(CRC#(n))
	provisos( Add#(8, n8, n));

CRC Arguments for Common Standards								
Name polynomial initval finalXor reflectData reflectRemainde								
CRC-CCITT	'h1021	'hFFFF	'h0000	False	False			
CRC-16-ANSI	'h8005	'h0000	'h0000	True	True			
CRC-32 (IEEE 802.3)	'h04C11DB7	'hFFFFFFF	'hFFFFFFF	True	True			

mkCRC_CCIT	Implements the 16-bit CRC-CCITT standard. $(x^{16} + x^{15} + x^2 + 1)$ .
	<pre>module mkCRC_CCITT(CRC#(16));</pre>

mkCRC16	Implementation of the 16-bit CRC-16-ANSI standard. $(x^{16} + x^{15} + x^2 + 1)$ .	
	module mkCRC16(CRC#(16));	Ì

mkCRC32	Implementation of the 32-bit CRC-32 (IEEE 802.3) standard. $(x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + 1)$
	module mkCRC32(CRC#(32));

```
The reflect function reverses the data bits if the value of reflectData is True.

function Bit#(a) reflect(Bool doIt, Bit#(a) data);
return (doIt) ? reverseBits(data) : data;
endfunction
```

#### 3.8.17 OVLAssertions

# Package

```
import OVLAssertions :: *;
```

#### Description

The OVLAssertions package provides the BSV interfaces and wrapper modules necessary to allow BSV designs to include assertion checkers from the Open Verification Library (OVL). The OVL includes a set of assertion checkers that verify specific properties of a design. For more details on the complete OVL, refer to the Accellera Standard OVL Library Reference Manual (http://www.accellera.org).

#### **Interfaces and Methods**

The following interfaces are defined for use with the assertion modules. Each interface has one or more Action methods. Each method takes a single argument which is either a Bool or polymorphic.

**AssertTest\_IFC** Used for assertions that check a test expression on every clock cycle.

	AssertTest_IFC							
Met	hod	Argument						
Name	Type	Name	Type	Description				
test	Action	test_value	a_type	Expression to be checked.				

```
interface AssertTest_IFC #(type a_type);
  method Action test(a_type test_value);
endinterface
```

**AssertSampleTest\_IFC** Used for assertions that check a test expression on every clock cycle only if the sample, indicated by the boolean value sample\_test is asserted.

AssertSampleTest_IFC						
Meth	nod			Argument		
Name	Type	Name	Type	Description		
sample	Action	sample_test	Bool	Assertion only checked if sample_test is asserted.		
test	Action	test_value	a_type	Expression to be checked.		

```
interface AssertSampleTest_IFC #(type a_type);
  method Action sample(Bool sample_test);
  method Action test(a_type test_value);
endinterface
```

**AssertStartTest\_IFC** Used for assertions that check a test expression only subsequent to a start\_event, specified by the Boolean value start\_test.

	AssertStartTest_IFC						
Method		Argument					
Name	Type	Name	Type	Description			
start	Action	start_test	Bool	Assertion only checked after start is asserted.			
test	Action	test_value	a_type	Expression to be checked.			

```
interface AssertStartTest_IFC #(type a_type);
  method Action start(Bool start_test);
  method Action test(a_type test_value);
endinterface
```

AssertStartStopTest\_IFC Used to check a test expression between a start\_event and a stop\_event.

	AssertStartStopTest_IFC						
Meth	nod			Argument			
Name	Type	Name	Type	Description			
start	Action	start_test	Bool	Assertion only checked after start is asserted.			
stop	Action	stop_test	Bool	Assertion only checked until the stop is asserted.			
test	Action	test_value	a_type	Expression to be checked.			

```
interface AssertStartStopTest_IFC #(type a_type);
  method Action start(Bool start_test);
  method Action stop(Bool stop_test);
  method Action test(a_type test_value);
endinterface
```

**AssertTransitionTest\_IFC** Used to check a test expression that has a specified start state and next state, i.e. a transition.

	AssertTransitionTest_IFC					
Meth	nod			Argument		
Name	Type	Name	Type	Description		
test	Action	test_value	a_type	Expression that should transition to the		
				next_value.		
start	Action	start_test	a_type	Expression that indicates the start state for the assertion check. If the value of start_test equals the value of test_value, the check is performed.		
next	Action	next_value	a_type	Expression that indicates the only valid next state for the assertion check.		

```
interface AssertTransitionTest_IFC #(type a_type);
  method Action test(a_type test_value);
  method Action start(a_type start_value);
  method Action next(a_type next_value);
endinterface
```

**AssertQuiescentTest\_IFC** Used to check that a test expression is equivalent to the specified expression when the sample state is asserted.

	AssertQuiescentTest_IFC					
Metl	nod			Argument		
Name	Type	Name	Type	Description		
sample	Action	sampe_test	Bool	Expression which initiates the quiescent assertion check when it transistions to true.		
state	Action	state_value	a_type	Expression that should have the same value as check_value		
check	Action	check_value	a_type	Expression state_value is compared to.		

```
interface AssertQuiescentTest_IFC #(type a_type);
  method Action sample(Bool sample_test);
  method Action state(a_type state_value);
  method Action check(a_type check_value);
endinterface
```

AssertFifoTest\_IFC Used with assertions checking a FIFO structure.

	AssertFifoTest_IFC						
Metl	nod			Argument			
Name	Type	Name	Type	Description			
push	Action	push_value	a_type	Expression which indicates the number of push operations that will occur during the current cycle.			
pop	Action	pop_value	a_type	Expression which indicates the number of pop operations that will occur during the current cycle.			

```
interface AssertFifoTest_IFC #(type a_type, type b_type);
  method Action push(a_type push_value);
  method Action pop(b_type pop_value);
endinterface
```

# **Datatypes**

The parameters severity\_level, property\_type, msg, and coverage\_level are common to all assertion checkers.

Common Parameters for all Assertion Checkers	
Parameter	Valid Values
	* indicates default value
severity_level	OVL_FATAL
	*OVL_ERROR
	OVL_WARNING
	OVL_Info
property_type	*OVL_ASSERT
	OVL_ASSUME
	OVL_IGNORE
msg	*VIOLATION
coverage_level	OVL_COVER_NONE
	*OVL_COVER_ALL
	OVL_COVER_SANITY
	OVL_COVER_BASIC
	OVL_COVER_CORNER
	OVL_COVER_STATISTIC

Each assertion checker may also use some subset of the following parameters.

Other Parameters for Assertion Checkers	
Parameter	Valid Values
action_on_new_start	OVL_IGNORE_NEW_START
	OVL_RESET_ON_NEW_START
	OVL_ERROR_ON_NEW_START
edge_type	OVL_NOEDGE
	OVL_POSEDGE
	OVL_NEGEDGE
	OVL_ANYEDGE
necessary_condition	OVL_TRIGGER_ON_MOST_PIPE
	OVL_TRIGGER_ON_FIRST_PIPE
	OVL_TRIGGER_ON_FIRST_NOPIPE
inactive	OVL_ALL_ZEROS
	OVL_ALL_ONES
	OVL_ONE_COLD

Other Parameters for Assertion Checkers		
Parameter	Valid Values	
num_cks	Int#(32)	
min_cks	Int#(32)	
max_cks	Int#(32)	
min_ack_cycle	Int#(32)	
max_ack_cycle	Int#(32)	
max_ack_length	Int#(32)	
req_drop	Int#(32)	
deassert_count	Int#(32)	
depth	Int#(32)	
value	a_type	
min	a_type	
max	a_type	
check_overlapping	Bool	
check_missing_start	Bool	
simultaneous_push_pop	Bool	

# **Setting Assertion Parameters**

Each assertion checker module has a set of associated parameter values that can be customized for each module instantiation. The values for these parameters are passed to each checker module in the form of a single struct argument of type OVLDefaults#(a) A typical use scenario is illustrated below:

```
let defaults = mkOVLDefaults;
defaults.min_clks = 2;
defaults.max_clks = 3;
AssertTest_IFC#(Bool) assertWid <- bsv_assert_width(defaults);</pre>
```

The defaults struct (created by mkOVLDefaults) includes one field for each possible parameter. Initially each field includes the associated default value. By editing fields of the struct, individual

parameter values can be modified as needed to be non-default values. The modified defaults struct is then provided as a module argument during instantiation.

# Modules

Each module in this package corresponds to an assertion checker from the Open Verification Library (OVL). The BSV name for each module is the same as the OVL name with bsv\_ appended to the beginning of the name.

Module	bsv_assert_always
Description	Concurrent assertion that the value of the expression is always True.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_always#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_always_on_edge
Description	Checks that the test expression evaluates True whenever the sample
	method is asserted.
Interface Used	AssertSampleTest_IFC
Parameters	common assertion parameters
	${\tt edge\_type} \; ({\tt default} \; {\tt value} = {\tt OVL\_NOEDGE})$
Module Declaration	<pre>module bsv_assert_always_on_edge#(OVLDefaults#(Bool)</pre>

Module	bsv_assert_change
Description	Checks that once the start method is asserted, the expression will change
	value within num_cks cycles.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
	$action_on_new_start (default value = OVL_IGNORE_NEW_START)$
	$num\_cks (default value = 1)$
Module Declaration	<pre>module bsv_assert_change#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_cycle_sequence
Description	Ensures that if a specified necessary condition occurs, it is followed by a
	specified sequence of events.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	necessary_condition (default value = OVL_TRIGGER_ON_MOST_PIPE)
Module Declaration	<pre>module bsv_assert_cycle_sequence#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_decrement
Description	Ensures that the expression decrements only by the value specifiedR.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	value (default value = 1)
Module Declaration	<pre>module bsv_assert_decrement#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_delta
Description	Ensures that the expression always changes by a value within the range
	specified by min and max.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	min (default value = 1)
	$\max (\text{default value} = 1)$
Module Declaration	<pre>module bsv_assert_delta#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_even_parity
Description	Ensures that value of a specified expression has even parity, that is an
	even number of bits in the expression are active high.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_even_parity#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_fifo_index
Description	Ensures that a FIFO-type structure never overflows or underflows. This
	checker can be configured to support multiple pushes (FIFO writes) and
	pops (FIFO reads) during the same clock cycle.
Interface Used	AssertFifoTest_IFC
Parameters	common assertion parameters
	depth (default value = 1)
	$simultaneous\_push\_pop (default value = True)$
Module Declaration	<pre>module bsv_assert_fifo_index#(OVLDefaults#(Bit#(0))</pre>

Module	bsv_assert_frame
Description	Checks that once the start method is asserted, the test expression eval-
	uates true not before min_cks clock cycles and not after max_cks clock
	cycles.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
	$action_on_new_start (default value = OVL_IGNORE_NEW_START)$
	$min_cks$ (default value = 1)
	$max_cks (default value = 1)$
Module Declaration	<pre>module bsv_assert_frame#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_handshake
Description	Ensures that the specified request and acknowledge signals follow a spec-
	ified handshake protocol.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
	$action\_on\_new\_start (default value = OVL\_IGNORE\_NEW\_START)$
	$min_ack_cycle (default value = 1)$
	$max_ack_cycle (default value = 1)$
Module Declaration	<pre>module bsv_assert_handshake#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_implication
Description	Ensures that a specified consequent expression is True if the specified
	antecedent expression is True.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_implication#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_increment
Description	ensure that the test expression always increases by the value of specified
	by value.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	value (default value = 1)
Module Declaration	<pre>module bsv_assert_increment#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_never
Description	Ensures that the value of a specified expression is never True.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_never#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_never_unknown
Description	Ensures that the value of a specified expression contains only 0 and 1
	bits when a qualifying expression is True.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_never_unknown#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_never_unknown_async
Description	Ensures that the value of a specified expression always contains only 0
	and 1 bits
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_never_unknown_async#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_next
Description	Ensures that the value of the specified expression is true a specified
	number of cycles after a start event.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
	$num\_cks (default value = 1)$
	$check\_overlapping (default value = True)$
	${\tt check\_missing\_start} \ ({\tt default} \ {\tt value} = {\tt False})$
Module Declaration	<pre>module bsv_assert_next#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_no_overflow
Description	Ensures that the value of the specified expression does not overflow.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	min (default value = minBound)
	max (default value = maxBound)
Module Declaration	<pre>module bsv_assert_no_overflow#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_no_transition
Description	Ensures that the value of a specified expression does not transition from
	a start state to the specified next state.
Interface Used	AssertTransitionTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_no_transition#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_no_underflow
Description	Ensures that the value of the specified expression does not underflow.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	min (default value = minBound)
	$\max (default \ value = \max Bound)$
Module Declaration	<pre>module bsv_assert_no_underflow#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_odd_parity
Description	Ensures that the specified expression had odd parity; that an odd num-
	ber of bits in the expression are active high.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_odd_parity#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_one_cold
Description	Ensures that exactly one bit of a variable is active low.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	<pre>inactive (default value = OLV_ONE_COLD)</pre>
Module Declaration	<pre>module bsv_assert_one_cold#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_one_hot
Description	Ensures that exactly one bit of a variable is active high.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_one_hot#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_proposition
Description	Ensures that the test expression is always combinationally True. Like
	assert_always except that the test expression is not sampled by the
	clock.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_proposition#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_quiescent_state
Description	Ensures that the value of a specified state expression equals a corre-
	sponding check value if a specified sample event has transitioned to
	TRUE.
Interface Used	AssertQuiescentTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_quiescent_state#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_range
Description	Ensure that an expression is always within a specified range.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	min (default value = minBound)
	max (default value = maxBound)
Module Declaration	<pre>module bsv_assert_range#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_time
Description	Ensures that the expression remains True for a specified number of clock
	cycles after a start event.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
	$action_on_new_start (default value = OVL_IGNORE_NEW_START)$
	$num\_cks (default value = 1)$
Module Declaration	<pre>module bsv_assert_time#(OVLDefaults#(Bool) defaults)</pre>
	(AssertStartTest_IFC#(Bool));

Module	bsv_assert_transition
Description	Ensures that the value of a specified expression transitions properly
	from start state to the specified next state.
Interface Used	AssertTransitionTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_transition#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_unchange
Description	Ensures that the value of the specified expression does not change during
	a specified number of clock cycles after a start event initiates checking.
Interface Used	AssertStartTest_IFC
Parameters	common assertion parameters
	action_on_new_start (default value = OVL_IGNORE_NEW_START)
	$num\_cks (default value = 1)$
Module Declaration	<pre>module bsv_assert_unchange#(OVLDefaults#(a_type) defaults)</pre>

Module	bsv_assert_width
Description	Ensures that when the test expression goes high it stays high for at least
	min and at most max clock cycles.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
	min_cks (default value = 1)
	$\max_{\text{cks}} (\text{default value} = 1)$
Module Declaration	<pre>module bsv_assert_width#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_win_change
Description	Ensures that the value of a specified expression changes in a specified
	window between a start event and a stop event.
Interface Used	AssertStartStopTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_win_change#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_win_unchange
Description	Ensures that the value of a specified expression does not change in a
	specified window between a start event and a stop event.
Interface Used	AssertStartStopTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_win_unchange#(OVLDefaults#(a_type)</pre>

Module	bsv_assert_window
Description	Ensures that the value of a specified event is True between a specified
	window between a start event and a stop event.
Interface Used	AssertStartStopTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_window#(OVLDefaults#(Bool) defaults)</pre>

Module	bsv_assert_zero_one_hot
Description	ensure that exactly one bit of a variable is active high or zero.
Interface Used	AssertTest_IFC
Parameters	common assertion parameters
Module Declaration	<pre>module bsv_assert_zero_one_hot#(OVLDefaults#(a_type)</pre>

#### Example using bsv\_assert\_increment

This example checks that a test expression is always incremented by a value of 3. The assertion passes for the first 10 increments and then starts failing when the increment amount is changed from 3 to 1.

```
import OVLAssertions::*;
                              // import the OVL Assertions package
module assertIncrement (Empty);
   Reg#(Bit#(8)) count <- mkReg(0);</pre>
   Reg#(Bit#(8)) test_expr <- mkReg(0);</pre>
   // set the default values
   let defaults = mkOVLDefaults;
   // override the default increment value and set = 3
   defaults.value = 3;
   // instantiate an instance of the module bsv_assert_increment using
   // the name assert_mod and the interface AssertTest_IFC
   AssertTest_IFC#(Bit#(8)) assert_mod <- bsv_assert_increment(defaults);</pre>
   rule every (True);
                                     // Every clock cycle
      assert_mod.test(test_expr); // the assertion is checked
   endrule
   rule increment (True);
      count <= count + 1;</pre>
      if (count < 10)
                                        // for 10 cycles
          test_expr <= test_expr + 3; // increment the expected amount</pre>
      else if (count < 15)
          test_expr <= test_expr + 1; // then start incrementing by 1</pre>
      else
          $finish;
   endrule
endmodule
```

# Using The Library

In order to use the OVLAssertions package, a user must first download the source OVL library from Accellera (http://www.accellera.org). In addition, that library must be made available when building a simulation executable from the BSV generated Verilog.

If the bsc compiler is being used to generate the Verilog simulation executable, the BSC\_VSIM\_FLAGS environment variable can be used to set the required simulator flags that enable use of the OVL library.

For instance, if the iverilog simulator is being used and the OVL library is located in the directory shared/std\_ovl, the BSC\_VSIM\_FLAGS environment variable can be set to "I shared/std\_ovl -Y .vlib -y shared/std\_ovl -DOVL\_VERILOG=1 -DOVL\_ASSERT\_ON=1". These flags:

- Add shared/std\_ovl to the Verilog and include search paths.
- Set .vlib as a possible file suffix.
- Set flags used in the OVL source code.

The exact flags to be used will differ based on what OVL behavior is desired and which Verilog simulator is being used.

#### 3.8.18 Printf

### **Package**

```
import Printf:: *;
```

# Description

The Printf package provides the sprintf function to allow users to construct strings using typical C printf patterns. The function supports a full range of C-style format options.

The sprintf function uses two advanced features, type classes and partial function application, to implement a variable number of arguments. That is why the type signature of the function includes a proviso for SPrintfType, also defined in this package.

# Type classes

The Printf package includes the SPrintf and PrintfArg typeclasses. The proviso SPrintf specifies that the function can take a variable number of arguments, and further the types of those arguments can be displayed. This last requirement is captured by the PrintfArg typeclass, which is the class of types that can be displayed.

```
typeclass SPrintfType#(type t);
  function t spr(String fmt, List#(UPrintf) args);
endtypeclass
```

The PrintfArg typeclass defines a separate conversion for each type in the class.

```
typeclass PrintfArg#(type t);
  function UPrintf toUPrintf(t arg);
endtypeclass
```

#### **Functions**

sprintf	Constructs a string given a C-style format string and any input values for that format.
	<pre>function r sprintf(String fmt) provisos (SPrintfType#(r));</pre>

The sprintf function constructs a string from a format string followed by a variable number of arguments. Examples:

```
String s1 = sprintf("Hello");
Bit#(8) x = 0;
String s2 = sprintf("x = %d", x);
Real r = 1.2;
String s3 = sprintf("x = %d, r = %g", x, r);
```

The behavior of **sprintf** depends on the types of the arguments. If the type of an argument is unclear, you may be required to give specific types to those arguments.

For instance, an integer literal can represent many types, so you need to specify which one you are using:

```
String s4 = sprintf("%d, %d", 1, 2); // ambiguous
// Example of two ways to specify the type
UInt#(8) n = 1;
String s4 = sprintf("%d, %d", n, Bit#(4)'(2));
```

When calling sprintf on a value whose type is not known, as in a polymorphic function, you may be required to add a proviso to the function for the type variable.

The PrintfArg proviso on polymorphic functions is required when the type of the argument is not known. The type class instances define the conversion functions for each printable type.

```
function Action disp(t x);
   action
       String s = sprintf("x=%d", x);
       $display(s);
   endaction
endfunction

will generate an error message. By adding the proviso, the function compiles correctly:
function Action disp(t x)
   provisos( PrintfArg#(t) );
   action
       String s = sprintf("x=%d", x);
       $display(s);
   endaction
endfunction
```

#### 3.8.19 BuildVector

### **Package**

```
import BuildVector :: * ;
```

# Description

The BuildVector package provides the BuildVector type class to implement a vector construction function which can take any number of arguments (>0).

In pseudo code, we can show this as:

```
function Vector#(n, a) vec(a v1, a v2, ..., a vn);
```

#### Examples:

```
Vector#(3, Bool) v1 = vec(True, False, True);
Vector#(4, Integer) v2 = vec(2, 17, 22, 42);
```

#### Functions

vec	A function for creating a Vector of size n from n arguments. The variable number of arguments is implemented via the BuildVector typeclass, which is a proviso of this function.
	<pre>function r vec(a x) provisos(BuildVector#(a,r,0));</pre>

# 3.9 Multiple Clock Domains and Clock Generators

# **Package**

```
import Clocks :: * ;
```

#### Description

The BSV Clocks library provide features to access and change the default clock. Moreover, there are hardware primitives to generate clocks of various shapes, plus several primitives which allow the safe crossing of signals and data from one clock domain to another.

The Clocks package uses the data types Clock and Reset as well as clock functions which are described below but defined in the Prelude package.

Each section describes a related group of modules, followed by a table indicating the Verilog modules used to implement the BSV modules.

# Types and typeclasses

The Clocks package uses the abstract data types Clock and Reset, which are defined in the Prelude package. These are first class objects. Both Clock and Reset are in the Eq type class, meaning two values can be compared for equality.

Clock is an abstract type of two components: a single Bit oscillator and a Bool gate.

```
typedef ... Clock ;
Reset is an abstract type.
typedef ... Reset ;
```

	Type Classes for Clock and Reset								
	Bits	Eq	Literal	Arith	Ord	Bounded	Bitwise	Bit	Bit
								Reduction	Extend
Clock									
Reset									

# Example: Declaring a new clock

```
Clock clk0;
```

### Example: Instantiating a register with clock and reset

```
Reg#(Byte) a <- mkReg(0, clocked_by clks0, reset_by rst0);</pre>
```

### **Functions**

The following functions are defined in the Prelude package but are used with multiple clock domains.

Clock Functions		
exposeCurrentClock	This function returns a value of type Clock, which is the current clock of the module.	
	<pre>module exposeCurrentClock ( Clock c );</pre>	

exposeCurrentReset	This function returns a value of type Reset, which is the current reset of the module.
	<pre>module exposeCurrentReset ( Reset r );</pre>

Both exposeCurrentClock and exposeCurrentReset use the module instantiation syntax (<-) to return the value. Hence these can only be used from within a module.

# Example: setting a reset to the current reset

Reset reset\_value <- exposeCurrentReset;</pre>

# Example: setting a clock to the current clock

Clock clock\_value <- exposeCurrentClock;</pre>

sameFamily	A Boolean function which returns True if the clocks are in the same family, False if the clocks are not in the same family. Clocks in the same family have the same oscillator but may have different gate conditions.
	function Bool sameFamily ( Clock clka, Clock clkb );

isAncestor	A Boolean function which returns True if clka is an ancestor of clkb, that is clkb is a gated version of clka (clka itself may be gated) or if clka and clkb are the same clock. The ancestry relation is a partial order (ie., reflexive, transitive and antisymmetric).
	function Bool isAncestor ( Clock clka, Clock clkb );

clockOf	Returns the current clock of the object obj.
	<pre>function Clock clockOf ( a_type obj );</pre>

noClock	Specifies a <i>null</i> clock, a clock where the oscillator never rises.				
	<pre>function Clock noClock();</pre>				
resetOf	Returns the current reset of the object obj.				
	<pre>function Reset resetOf ( a_type obj );</pre>				
noReset	Specifies a <i>null</i> reset, a reset which is never asserted.				
	<pre>function Reset noReset();</pre>				
invertCurrentClock	Returns a value of type Clock, which is the inverted current clock of the module.				
	<pre>module invertCurrentClock(Clock);</pre>				
	1				
invertCurrentReset	Returns a value of type Reset, which is the inverted current reset of the module.				

# 3.9.1 Clock Generators and Clock Manipulation

# Description

This section provides modules to generate new clocks and to modify the existing clock.

The modules mkAbsoluteClock, mkAbsoluteClockFull, mkClock, and mkUngatedClock all define a new clock, one not based on the current clock. Both mkAbsoluteClock and mkAbsoluteClockFull define new oscillators and are not synthesizable. mkClock and mkUngatedClock use an existing oscillator to create a clock, and is synthesizable. The modules, mkGatedClock and mkGatedClockFromCC use existing clocks to generate another clock in the same family.

module invertCurrentReset(Reset);

### **Interfaces and Methods**

The MakeClockIfc supports user-defined clocks with irregular waveforms created with mkClock and mkUngatedClock, as opposed to the fixed-period waveforms created with the mkAbsoluteClock family.

MakeClockIfc Interface					
Method and subinterfaces			Arguments		
Name	Type	Description	Name	Description	
setClockValue	Action	Changes the value of the	value	Value the clock will	
		clock at the next edge of		be set to, must be a	
		the clock		one bit type	
getClockValue	one_bit_type	Retrieves the last value of			
		the clock			
setGateCond	Action	Changes the gating condi-	gate	Must be of the type	
		tion		Bool	
getGateCond	Bool	Retrieves the last gating			
		condition set			
new_clk	Interface	Clock interface provided			
		by the module			

The GatedClockIfc is used for adding a gate to an existing clock.

GatedClockIfc Interface					
	Method and subinterfaces			Arguments	
Name	Name Type Description		Name	Description	
setGateCond	Action	Changes the gating condi-	gate	Must be of the type	
		tion		Bool	
getGateCond	Bool	Retrieves the last gating			
		condition set			
new_clk	Interface	Clock interface provided			
		by the module			

```
interface GatedClockIfc ;
  method    Action setGateCond(Bool gate) ;
  method    Bool   getGateCond() ;
  interface Clock   new_clk ;
endinterface
```

#### Modules

The mkClock module creates a Clock type from a one-bit oscillator and a Boolean gate condition. There is no family relationship between the current clock and the clock generated by this module. The initial values of the oscillator and gate are passed as parameters to the module. When the module is out of reset, the oscillator value can be changed using the setClockValue method and the gate condition can be changed by calling the setGateCond method. The oscillator value and gate condition can be queried with the getClockValue and getGateCond methods, respectively. The clock created by mkClock is available as the new\_clk subinterface. When setting the gate condition, the change does not affect the generated clock until it is low, to prevent glitches.

The mkUngatedClock module is an ungated version of the mkClock module. It takes only an oscillator argument (no gate argument) and returns the same new\_clock interface. Since there is no gate, an error is returned if the design calls the setGateCond method. The getGateCond method always returns True.




Figure 4: Clock Generator

mkClock	Creates a Clock type from a one-bit oscillator input, and a Boolean gate condition. There is no family relationship between the current clock and the clock generated by this module.
	<pre>module mkClock #( one_bit_type initVal, Bool initGate)</pre>

The mkGatedClock module adds (logic and) a Boolean gate condition to an existing clock, thus creating another clock in the same family. The source clock is provided as the argument clk\_in. The gate condition is controlled by an asynchronously-reset register inside the module. The register is set with the setGateCond Action method of the interface and can be read with getGateCond method. The reset value of the gate condition register is provided as an instantiation parameter. The clock for the register (and thus these set and get methods) is the default clock of the module; to specify a clock other than the default clock, use the clocked\_by directive.

mkGatedClock	Creates another clock in the same family by adding logic and a Boolean gate condition to the current clock.
	<pre>module mkGatedClock#(Bool v) ( Clock clk_in, GatedClockIfc ifc );</pre>

For convenience, we provide an alternate version in which the source clock is the default clock of the module






Figure 5: Gated Clock Generator

mkGatedClockFromCC	An alternate interface for the module mkGatedClock in which the source clock is the default clock of the module.
	<pre>module mkGatedClockFromCC#(Bool v) ( GatedClockIfc ifc );</pre>

The modules mkAbsoluteClock and mkAbsoluteClockFull provide parametizable clock generation modules which are *not* synthesizable, but may be useful for testbenches. In mkAbsoluteClock, the first rising edge (start) and the period are defined by parameters. These parameters are measured in Verilog delay times, which are usually specified during simulation with the timescale directive. Refer to the Verilog LRM for more details on delay times. s Additional parameters are provided by mkAbsoluteClockFull.





# Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkAbsoluteClock	ClockGen.v
mkAbsoluteClockFull	
mkClock	MakeClock.v
mkUngatedClock	
mkGatedClock	GatedClock.v
mkGatedClockFromCC	

### 3.9.2 Clock Multiplexing

# Description

BSC provides two gated clock multiplexing primitives: a simple combinational multiplexor and a stateful module which generates an appropriate reset signal when the clock changes. The first multiplexor uses the interface MuxClockIfc, which includes an Action method to select the clock along with a Clock subinterface. The second multiplexor uses the interface SelectClockIfc which also has a Reset subinterface.

Ungated versions of these modules are also provided. The ungated versions are identical to the gated versions, except that the input and output clocks are ungated.

#### **Interfaces and Methods**

MuxClockIfc Interface				
Method and subinterfaces			Arguments	
Name	Name Type Description		Name	Description
select	Action	Method used to select the clock based on the Boolean value ab	ab	if True, clock_out is taken from aclk
clock_out	Interface	Clock interface		

```
interface MuxClkIfc ;
  method    Action select ( Bool ab ) ;
  interface Clock clock_out ;
endinterface
```

SelectClockIfc Interface				
Method and subinterfaces			Arguments	
Name Type Description		Name	Description	
select	Action	Method used to select the clock based on the Boolean value ab	ab	if True, clock_out is taken from aclk
clock_out	Interface	Clock interface		
reset_out	Interface	Reset interface		

```
interface SelectClkIfc ;
  method   Action select ( Bool   ab ) ;
  interface Clock   clock_out ;
  interface Reset   reset_out ;
endinterface
```

#### Modules

The mkClockMux module is a simple combinational multiplexor with a registered clock selection signal, which selects between clock inputs aClk and bClk. The provided Verilog module does not provide any glitch detection or removal logic; it is the responsibility of the user to provide additional logic to provide glitch-free behavior. The mkClockMux module uses two arguments and provides a Clock interface. The aClk is selected if ab is True, while bClk is selected otherwise.

The mkUngatedClockMux module is identical to the mkClockMux module except that the input and output clocks are ungated. The signals aClkgate, bClkgate, and outClkgate in figure 6 don't exist.




Figure 6: Clock Multiplexor

mkClockMux	Simple combinational multiplexor, which selects between aClk and bClk.
	<pre>module mkClockMux ( Clock aClk, Clock bClk )</pre>

mkUngatedClockMux	Simple combinational multiplexor, which selects between aClk and bClk. None of the clocks are gated.		
	<pre>module mkUngatedClockMux ( Clock aClk, Clock bClk )</pre>		

The mkClockSelect module is a clock multiplexor containing additional logic which generates a reset whenever a new clock is selected. As such, the interface for the module includes an Action method to select the clock (if ab is True clock\_out is taken from aClk), provides a Clock interface, and also a Reset interface.

The constructor for the module uses two clock arguments, and provides the MuxClockIfc interface. The underlying Verilog module is ClockSelect.v; it is expected that users can substitute their own modules to meet any additional requirements they may have. The parameter stages is the number of clock cycles in which the reset is asserted after the clock selection changes.

The mkUngatedClockSelect module is identical to the mkClockSelect module except that the input and output clocks are ungated. The signals aClkgate, bClkgate, and outClk\_gate in figure 7 don't exist.




Figure 7: Clock Multiplexor with reset

mkClockSelect	Clock Multiplexor containing additional logic which generates a reset whenever a new clock is selected.
	<pre>module mkClockSelect #( Integer stages,</pre>
mkUngatedClockSelect	Clock Multiplexor containing additional logic which generates a reset whenever a new clock is selected. The input and output clocks are ungated.
	<pre>module mkUngatedClockSelect #( Integer stages,</pre>

# Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkClockMux	ClockMux.v
mkClockSelect	ClockSelect.v
mkUngatedClockMux	UngatedClockMux.v
mkUngatedClockSelect	UngatedClockSelect.v

# 3.9.3 Clock Division

# Description

A clock divider provides a derived clock and also a ClkNextRdy signal, which indicates that the divided clock will rise in the next cycle. This signal is associated with the input clock, and can only be used within that clock domain.

The AlignedFIFOs package (Section 3.2.6) contains parameterized FIFO modules for creating synchronizing FIFOs between clock domains with aligned edges.

# **Data Types**

The ClkNextRdy is a Boolean signal which indicates that the slow clock will rise in the next cycle.

```
typedef Bool ClkNextRdy ;
```

#### Interfaces and Methods

ClockDividerIfc Interface		
Name	Type	Description
fastClock	Interface	The original clock
slowClock	Interface	The derived clock
clockReady	Bool	Boolean value which indicates that the slow clock will rise in the next cycle. The method is in the clock domain of the
		fast clock.

```
interface ClockDividerIfc ;
  interface Clock    fastClock ;
  interface Clock    slowClock ;
  method    ClkNextRdy clockReady() ;
endinterface
```

# Modules

The divider parameter may be any integer greater than 1. For even dividers the generated clock's duty cycle is 50%, while for odd dividers, the duty cycle is (divider/2)/divider. Since divisor is an integer, the remainder is truncated when divided. The current clock (or the clocked\_by argument) is used as the source clock.




Figure 8: Clock Divider

mkClockDivider	Basic clock divider.
	<pre>module mkClockDivider #( Integer divisor )</pre>

mkGatedClockDivider	A gated verison of the basic clock divider.
	<pre>module mkGatedClockDivider #( Integer divisor</pre>

The mkClockDividerOffset module provides a clock divider where the rising edge can be defined relative to other clock dividers which have the same divisor. An offset of value 2 will produce a rising edge one fast clock after a divider with offset 1. mkClockDivider is just mkClockDividerOffset with an offset of value 0.

mkClockDividerOffset	Provides a clock divider, where the rising edge can be defined relative to other clock dividers which have the same divisor.
	<pre>module mkClockDividerOffset #( Integer divisor,</pre>

The mkClockInverter and mkGatedClockInverter modules generate an inverted clock having the same period but opposite phase as the current clock. The mkGatedClockInverter is a gated version of mkClockInverter. The output clock includes a gate signal derived from the gate of the input clock.

mkClockInverter	Generates an inverted clock having the same period but opposite phase as the current clock.
	<pre>module mkClockInverter ( ClockDividerIfc );</pre>

mkGatedClockInverter	A gated version of mkClockInverter.
	<pre>module mkGatedClockInverter ( ClockDividerIfc ifc ) ;</pre>

# Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkClockDivider	ClockDiv.v
mkClockDividerOffset	
mkGatedClockDivider	GatedClockDiv.v
mkClockInverter	ClockInverter.v
mkGatedClockInverter	GatedClockInverter.v

# 3.9.4 Bit Synchronizers

#### Description

Bit synchronizers are used to safely transfer one bit of data from one clock domain to another. More complicated synchronizers are provided in later sections.

### **Interfaces and Methods**

The SyncBitIfc interface provides a send method which transmits one bit of information from one clock domain to the read method in a second domain.

SyncBitIfc Interface				
Methods		Arguments		
Name	Type	Description	Name	Description
send	Action	Transmits information from one clock domain to the sec- ond domain	bitData	One bit of information transmitted
read	one_bit_type	Reads one bit of data sent from a different clock domain		

#### Modules

The mkSyncBit, mkSyncBitFromCC and mkSyncBitToCC modules provide a SyncBitIfc across clock domains. The send method is in one clock domain, and the read method is in a second clock domain, as shown in Figure 9. The FromCC and ToCC versions differ in that the FromCC module moves data from the current clock (module's clock), while the ToCC module moves data to the current clock domain. The hardware implementation is a two register synchronizer, which can be found in SyncBit.v in the BSC Verilog library directory.




Figure 9: Bit Synchronizer

mkSyncBit	Moves data across clock domains. The in and out clocks, along with the input reset, are explicitly provided. The default clock and reset are ignored.
	<pre>module mkSyncBit #( Clock sClkIn, Reset sRst,</pre>

mkSyncBitFromCC	Moves data from the current clock (the module's clock) to a different clock domain. The input clock and reset are the current clock and reset.	
	<pre>module mkSyncBitFromCC #( Clock dClkIn )</pre>	

The mkSyncBit15 module (one and a half) and its variants provide the same interface as the mkSyncBit modules, but the underlying hardware is slightly modified, as shown in Figure 10. For these synchronizers, the first register clocked by the destination clock triggers on the falling edge of the clock.




Figure 10: Bit Synchronizer 1.5 - first register in destination domain triggers on falling edge

mkSyncBit15	Similar to mkSyncBit except it triggers on the falling edge of the clock.  The in and out clocks, along with the input reset, are explicitly provided. The default clock and reset are ignored.
	<pre>module mkSyncBit15 #( Clock sClkIn, Reset sRst,</pre>

The mkSyncBit1 module, shown in Figure 11, also provides the same interface but only uses one register in the destination domain. Synchronizers like this, which use only one register, are not generally used since meta-stable output is more probable. However, one can use this synchronizer provided special meta-stable resistant flops are selected during physical synthesis or (for example) if the output is immediately registered.




Figure 11: Bit Synchronizer 1.0 - single register in destination domain

mkSyncBit1	Moves data from one clock domain to another clock domain, with only one register in the destination domain. The in and out clocks, along with the input reset, are explicitly provided. The default clock and reset are ignored.
	<pre>module mkSyncBit1 #( Clock sClkIn, Reset sRst,</pre>

The mkSyncBitO5 module is similar to mkSyncBit1, but the destination register triggers on the falling edge of the clock, as shown in Figure 12.




Figure 12: Bit Synchronizer .5 - first register in destination domain triggers on falling edge

mkSyncBitO5	Moves data from one clock domain to another clock domain, we only one register in the destination domain. The destination regist triggers on the falling edge of the clock. The in and out clocks, alo with the input reset, are explicitly provided. The default clock a reset are ignored.	
	<pre>module mkSyncBit05 #( Clock sClkIn, Reset sRst,</pre>	

# 

mkSyncBitO5ToCC	Moves data into the current clock domain, with only one register in the destination domain, the destination register triggers on the falling edge of the clock. The output clock is the current clock. The current reset is ignored.
	<pre>module mkSyncBit05ToCC #( Clock sClkIn, Reset sRstIn )</pre>

# Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkSyncBit	SyncBit.v
mkSyncBitFromCC	
mkSyncBitToCC	
mkSyncBit15	SyncBit15.v
mkSyncBit15FromCC	
mkSyncBit15ToCC	
mkSyncBit1	SyncBit1.v
mkSyncBit1FromCC	
mkSyncBit1ToCC	
mkSyncBit05	SyncBit05.v
mkSyncBitO5FromCC	
mkSyncBitO5ToCC	

# 3.9.5 Pulse Synchronizers

# Description

Pulse synchronizers are used to transfer a pulse from one clock domain to another.

# **Interfaces and Methods**

The SyncPulseIfc interface provides an Action method, send, which when invoked generates a True value on the pulse method in a second clock domain.

SyncPulseIfc Interface		
Methods		
Name	Type	Description
send	Action	Starts transmittling a pulse from one clock domain to the
		second clock domain.
pulse	Bool	Where the pulse is received in the second domain. pulse is
		True if a pulse is recieved in this cycle.

```
interface SyncPulseIfc ;
  method Action send () ;
  method Bool pulse () ;
endinterface
```

#### Modules

The mkSyncPulse, mkSyncPulseFromCC and mkSyncPulseToCC modules provide clock domain crossing modules for pulses. When the send method is called from the one clock domain, a pulse will be seen on the read method in the second. Note that there is no handshaking between the domains, so when sending data from a fast clock domain to a slower one, not all pulses sent may be seen in the slower receiving clock domain. The pulse delay is two destination clocks cycles.





Figure 13: Pulse Synchronizer - no handshake

mkSyncPulse	Sends a pulse from one clock domain to another. The in and out clocks, along with the input reset, are explicitly provided. The default clock and reset are ignored.  module mkSyncPulse #( Clock sClkIn, Reset sRstIn, Clock dClkIn )
-------------	--

mkSyncPulseFromCC	Sends a pulse from the current clock domain to the other clock domain.  The input clock and reset are the current clock and reset.
	<pre>module mkSyncPulseFromCC #( Clock dClkIn )</pre>



The mkSyncHandshake, mkSyncHandshakeFromCC and mkSyncHandshakeToCC modules provide clock domain crossing modules for pulses in a similar way as mkSyncPulse modules, except that a handshake is provided in the mkSyncHandshake versions. The handshake enforces that another send does not occur before the first pulse crosses to the other domain. Note that this only guarantees that the pulse is seen in one clock cycle of the destination; it does not guarantee that the system on that side reacted to the pulse before it was gone. It is up to the designer to ensure this, if necessary. The modules are not ready in reset.







Figure 14: Pulse Synchronizer with handshake

The pulse delay from the send method to the read method is two destination clocks. The send method is re-enabled in two destination clock cycles plus two source clock cycles after the send method is called.







### Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkSyncPulse	SyncPulse.v
mkSyncPulseFromCC	
mkSyncPulseToCC	
mkSyncHandshake	SyncHandshake.v
mkSyncHandshakeFromCC	
mkSyncHandshakeToCC	

# 3.9.6 Word Synchronizers

# Description

Word synchronizers are used to provide word synchronization across clock domains. The crossings are handshaked, such that a second write cannot occur until the first is acknowledged (that the data has been received, but the value may not have been read) by the destination side. The destination read is registered.

### **Interfaces and Methods**

Word synchronizers use the common Reg interface (redescribed below), but there are a few subtle differences which the designer should be aware. First, the <code>\_read</code> and <code>\_write</code> methods are in different clock domains and, second, the <code>\_write</code> method has an implicit "ready" condition which means that some synchronization modules cannot be written every clock cycle. Both of these conditions are handled automatically by BSC, relieving the designer of these tedious checks.

Reg Interface				
Method			Arguments	
Name	Name Type Description			Description
_write	Action	Writes a value x1	x1	Data to be written
_read	a_type	Returns the value of the reg-		
		ister		

```
interface Reg #(a_type);
   method Action _write(a_type x1);
   method a_type _read();
endinterface: Reg
```

#### Modules

The mkSyncReg, mkSyncRegToCC and mkSyncRegFromCC modules provide word synchronization across clock domains.

mkSyncReg	Provides word synchronization across clock domains. The in and out clocks, along with the input reset, are explicitly provided. The default clock and reset are ignored.
	<pre>module mkSyncReg #( a_type initValue,</pre>




Figure 15: Register Synchronization Module (see Figure 14 for the pulse synchronizer with handshake)

mkSyncRegFromCC	Provides word synchronization from the current clock domain. The input clock and reset are the current clock and reset.
	<pre>module mkSyncRegFromCC #( a_type initValue,</pre>

```
Provides word synchronization to the current clock domain. The output clock is the current clock. The current reset is ignored.

module mkSyncRegToCC #( a_type initValue, Clock sClkIn, Reset sRstIn ) ( Reg #(a_type) ) provisos (Bits#(a_type, sa));
```

# Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkSyncReg mkSyncRegFromCC mkSyncRegToCC	SyncRegister.v

# 3.9.7 FIFO Synchronizers

### Description

The SyncFIFO modules use FIFOs to synchronize data being sent across clock domains, providing registered full and empty signals (notFull and notEmpty). Additional FIFO synchronizers, SyncFIFOLevel and SyncFIFOCount can be found in the FIFOLevel package (Section 3.2.3).

#### **Interfaces and Methods**

The SyncFiFolic interface defines an interface similar to the FIFOF interface, except it does not have a clear method.

SyncFiF0ifc Interface				
	Method		Arguments	
Name	Type	Description	Name	Description
enq	Action	Adds an entry to the FIFO	sendData	Data to be added
deq	Action	Removes the first entry from		
		the FIFO		
first	a_type	Returns the first entry		
notFull	Bool	Returns True if there is space		
		and you can enq into the		
		FIFO		
notEmpty	Bool	Returns True if there are el-		
		ements in the FIFO and you		
		can deq from the FIFO		

```
interface SyncFIFOIfc #(type a_type) ;
  method Action enq ( a_type sendData ) ;
  method Action deq () ;
  method a_type first () ;
  method Bool notFull () ;
  method Bool notEmpty () ;
endinterface
```

#### Modules




Figure 16: Synchronization FIFOs

The mkSyncFIFO, mkSyncFIFOFromCC and mkSyncFIFOToCC modules provide FIFOs for sending data across clock domains. Data items enqueued on the source side will arrive at the destination side and remain there until they are dequeued. The depth of the FIFO is specified by the depth parameter. The full and empty signals are registered. The module mkSyncFIF01 is a 1 element synchronized FIFO.

mkSyncFIF0	Provides a FIFO for sending data across clock domains. The enq method is in the source (sClkIn) domain, while the deq and first methods are in the destination (dClkIn) domain. The in and out clocks, along with the input reset, are explicitly provided. The default clock and reset are ignored.	
	<pre>module mkSyncFIFO #( Integer depth,</pre>	

```
Provides a 1 element FIFO for sending data across clock domains.

The 1 element module does not have a dedicated output register and registers for full and empty, as in the depth > 1 module. This module should be used in clock crossing applications where complete FIFO handshaking is required, but data throughput or storage is minimal.

module mkSyncFIFO #( Clock sClkIn, Reset sRstIn, Clock dClkIn )

( SyncFIFOIfc #(a_type) )

provisos (Bits#(a_type, sa));
```

# Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkSyncFIF0	SyncFIF0.v
mkSyncFIFOFromCC	
mkSyncFIFOToCC	
mkSyncFIF01	SyncFIF01.v

# 3.9.8 Asynchronous RAMs

# Description

An asynchronous RAM provides a domain crossing by having its read and write methods in separate clock domains.

### **Interfaces and Methods**

DualPortRamIfc Interface				
Method			Arguments	
Name	Type	Description	Name Description	
write	Action	Writes data to a an ad-	wr_addr	Address of datatype addr_t
		dress in a RAM		
			din	Data of datatype data_t
read	data_d	Reads the data from the	rd_addr	Address to be read from
		RAM		

```
interface DualPortRamIfc #(type addr_t, type data_t);
  method Action    write( addr_t wr_addr, data_t din );
  method data_t    read ( addr_t rd_addr);
endinterface: DualPortRamIfc
```




Figure 17: Ansynchronous RAM

mkDualRam	Provides an asynchronous RAM for when the read and the write methods are in separate clock domains. The write method is clocked by the default clock, the read method is not clocked.
	<pre>module mkDualRam( DualPortRamIfc #(addr_t, data_t) )     provisos ( Bits#(addr_t, sa),</pre>

# **Verilog Modules**

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkDualRam	DualPortRam.v

# 3.9.9 Null Crossing Primitives

### Description

In these primitives, no synchronization is actually done. It is up to the designer to verify that it is safe for the signal to be used in the other domain. The mkNullCrossingWire is a wire synchronizer. The mkNullCrossingReg modules are equivalent to a register (mkReg, mkRegA, or mkRegU depending on the module) followed by a mkNullCrossingWire.

The older mkNullCrossing primitive is deprecated.

#### **Interfaces**

The mkNullCrossingWire module, shown in Figure 18, provides the ReadOnly interface which is defined in the Prelude library 2.4.8.

The mkNullCrossingReg modules provide the CrossingReg interface.

#### **Interfaces and Methods**

CrossingReg Interface					
Method			Arguments		
Name	me Type Description		Name	Description	
_write	Action	Writes a value datain	datain	Data to be written.	
_read	a_type	Returns the value of the			
		register in the source clock			
		domain			
crossed	a_type	Returns the value of the			
		register in the destination			
		clock domain			

```
interface CrossingReg #( type a_type );
  method Action _write(a datain);
  method a_type _read();
  method a_type crossed();
endinterface
```

# Modules

mkNullCrossingWire	Defines a synchronizer that contains only a wire. It is left up to the designer to ensure the clock crossing is safe.
	<pre>module mkNullCrossingWire #( Clock dClk, a_type dataIn )</pre>




Figure 18: Wire synchronizer





Figure 19: Register with wire synchronizer

mkNullCrossingReg	Defines a synchronizer that contains a register with a synchronous reset value, followed by a wire synchronizer. It is left up to the designer to ensure the clock crossing is safe.
	<pre>module mkNullCrossingReg( Clock dClk, a_type resetval,</pre>

mkNullCrossingRegA	Defines a synchronizer that contains a register with a given reset value where reset is asynchronous, followed by a wire synchronizer. It is left up to the designer to ensure the clock crossing is safe.	
	<pre>module mkNullCrossingRegA( Clock dClk, a_type resetval,</pre>	



### Example: instantiating a null synchronizer

```
// domain2sig is domain1sig synchronized to clk0 with just a wire.
ReadOnly#(Bit#(2)) domain2sig <- mkNullCrossingWire (clk0, domain1sig);</pre>
```

Note: no synchronization is actually done. This is purely a way to tell BSC that it is safe to use the signal in the other domain. It is the responsibility of the designer to verify that this is correct.

There are some restrictions on the use of a mkNullCrossingWire. The expression used as the data argument must not have an implicit condition, and there cannot be another rule which is required to schedule before any method called in the expression.

mkNullCrossingWires may not be used in sequence to pass a signal across multiple clock boundaries without synchronization. Once a signal has been crossed from one domain to a second domain without synchronization, it cannot be subsequently passed unsynchronized to a third domain (or back to the first domain).

# **Verilog Modules**

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name
mkNullCrossingWire	BypassWire.v

### 3.9.10 Reset Synchronization and Generation

### Description

This section describes the interfaces and modules used to synchronize reset signals from one clock domain to another and to create reset signals. Reset generation converts a Boolean type to a Reset type, where the reset is associated with the default or clocked\_by clock domain.

# **Interfaces and Methods**

The  ${\tt MakeResetIfc}$  interface is provided by the reset generators  ${\tt mkResetSync}$ .

MakeResetIfc Interface		
Method		
Name Type Description		
assertReset	Action	Method used to assert the reset
isAsserted	Bool	Indicates whether the reset is asserted
new_rst	Reset	Generated output reset

```
interface MakeResetIfc;
  method Action assertReset();
  method Bool isAsserted();
  interface Reset new_rst;
endinterface
```

The interface MuxRstIfc is provided by the mkResetMux module.

MuxRstIfc Interface				
Method		Arguments		
Name	Type Description		Name	Description
select	Action	Method used to select	ab	Value determines which
		the reset based on the		input reset to select
		Boolean value ab		
reset_out	Reset	Generated output reset		

```
interface MuxRstIfc;
  method Action select ( Bool ab );
  interface Reset reset_out;
endinterface
```

#### Modules

Reset Synchronization To synchronize resets from one clock domain to another, both synchronous and asynchronous modules are provided. The stages argument is the number of full clock cycles the output reset is held for after the input reset is deasserted. This is shown as the number of flops in figures 20 and 21. Specifying a 0 for the stages argument results in the creation of a simple wire between sRst and dRstOut.




Figure 20: Module for asynchronous resets

mkAsyncReset	Provides synchronization of a source reset (sRst) to the destination domain. The output reset occurs immediately once the source reset is asserted.  module mkAsyncReset #( Integer stages, Reset sRst, Clock dClkIn ) ( Reset );	
mkAsyncResetFromCR	Provides synchronization of the current reset to the destination domain. There is no source reset sRst argument because it is taken from the current reset. The output reset occurs immediately once the current reset is asserted.  module mkAsyncResetFromCR #( Integer stages, Clock dClkIn )	

The less common mkSyncReset modules are provided for convenience, but these modules require that sRst be held during a positive edge of dClkIn for the reset assertion to be detected. Both mkSyncReset and mkSyncResetFromCR use the model in figure 21.

( Reset );




Figure 21: Module for synchronous resets

#### Example: instantiating a reset synchronizer

```
// 2 is the number of stages
Reset rstn2 <- mkAsyncResetFromCR (2, clk0);

// if stages = 0, the default reset is used directly
Reset rstn0 <- mkAsyncResetFromCR (0, clk0);</pre>
```

Reset Generation Two modules are provided for reset generation, mkReset and mkResetSync, where each module has one parameter, stages. The stages parameter is the number of full clock cycles the output reset is held after the inRst, as seen in figure 22, is deasserted. Specifying a 0 for the stages parameter results in the creation of a simple wire between the input register and the output reset. That is, the reset is asserted immediately and not held after the input reset is deasserted. It becomes the designer's responsibility to ensure that the input reset is asserted for sufficient time to allow the design to reset properly. The reset is controlled using the assertReset method of the MakeResetIfc interface.

The difference between mkReset and mkResetSync is that for the former, the assertion of reset is immediate, while the later asserts reset at the next rising edge of the clock. Note that use of mkResetSync is less common, since the reset requires clock edges to take effect; failure to assert reset for a clock edge will result in a reset not being seen at the output reset.




Figure 22: Module for generating resets

#### mkReset

Provides conversion of a Boolean type to a Reset type, where the reset is associated with dClkIn. This module uses the model in figure 22. startInRst indicates the reset value of the register. If startInRst is True, the reset value of the register is 0, which means the output reset will be asserted whenever the currentReset (sRst) is asserted. rst\_out will remain asserted for the number of clock cycles given by the stages parameter after sRst is deasserted. If startInRst is False, the output reset will not be asserted when sRst is asserted, but only when the assert\_reset method is invoked. At the start of simulation rst\_out will only be asserted if startInRst is True and sRst is initially asserted.

### mkResetSync

Provides conversion of a Boolean type to a Reset type, where the reset is associated with dClkIn and the assertion of reset is at the next rising edge of the clock. This module uses the model in figure 22. startInRst indicates the reset value of the register. If startInRst is True, the reset value of the register is 0, which means the output reset will be asserted whenever the currentReset (sRst) is asserted. rst\_out will remain asserted for the number of clock cycles given by the stages parameter after sRst is deasserted. If startInRst is False, the output reset will not be asserted when sRst is asserted, but only when the assert\_reset method is invoked. At the start of simulation rst\_out will only be asserted if startInRst is True and sRst is initially asserted.

A reset multiplexor mkResetMux, as seen in figure 23, creates one reset signal by selecting between two existing reset signals.




Figure 23: Reset Multiplexor

mkResetMux	Multiplexor which selects between two input resets, aRst and bRst, to create a single output reset rst_out. The reset is selected through a Boolean value provided to the select method where True selects aRst.
	<pre>module mkResetMux #( Reset aRst, Reset bRst )</pre>

For testbenches, in which an absolute clock is being created, it is helpful to generate a reset for that clock. The module mkInitialReset is available for this purpose. It generates a reset which is asserted at the start of simulation. The reset is asserted for the number of cycles specified by the parameter cycles, counting the start of time as 1 cycle. Therefore, a cycles value of 1 will cause the reset to turn off at the first clock tick. This module is not synthesizable.

```
Generates a reset for cycles cycles, where the cycles parameter must be greater than zero. The clocked_by clause indicates the clock the reset is associated with. This module is not synthesizable.

module mkInitialReset #( Integer cycles )

( Reset );
```

# Example:

```
Clock c <- mkAbsoluteClock (10, 5);
// a reset associated with clock c:
Reset r <- mkInitialReset (2, clocked_by c);</pre>
```

When two reset signals need to be combined so that some logic can be reset when either input reset is asserted, the mkResetEither module can be used.

mkResetEither	Generates a reset which is asserted whenever either input reset is asserted.	
	<pre>module mkResetEither ( Reset aRst,</pre>	



Figure 24: Reset Either

# Example:

Reset r <- mkResetEither(rst1, rst2);</pre>

mkResetInverter	Generates an inverted Reset.
	<pre>module mkResetInverter#(Reset in)</pre>

isResetAsserted	Tests whether a Reset is asserted, providing a Boolean value in the clock domain associated with the Reset.
	<pre>module isResetAsserted( ReadOnly#(Bool) ifc );</pre>

# Verilog Modules

The BSV modules correspond to the following Verilog modules, which are found in the BSC Verilog library, \$BLUESPECDIR/Verilog/.

BSV Module Name	Verilog Module Name	Comments
mkASyncReset	SyncReset0.v	when stages==0
mkASyncResetFromCR	SyncResetA.v	
mkSyncReset	SyncReset0.v	when stages==0
mkSyncResetFromCR	SyncReset.v	
mkReset	MakeReset0.v	when stages==0
	MakeResetA.v	instantiates SyncResetA
mkResetSync	MakeReset0.v	when stages==0
	MakeReset.v	instantiates SyncReset
mkResetMux	ResetMux.v	
mkResetEither	ResetEither.v	
mkResetInverter	ResetInverter.v	
isResetAsserted	ResetToBool.v	

# 3.10 Special Collections

# 3.10.1 ModuleContext

# Package

```
import ModuleContext :: * ;
```

#### Description

An ordinary Bluespec module, when instantiated, adds state elements and rules to the growing accumulation of elements and rules already in the design. In some designs, items other than state elements and rules must be accumulated as well. While there is a need to add these items, it is also desirable to keep these additional design details separate from the main design, keeping the natural structure of the design intact.

The ModuleContext package provides the capability of accumulating items and maintaining the compile-time state of additional items, in such a way that it doesn't change the structure of the original design.

The ModuleContext mechanism allows the designer to hide the details of the additional interfaces. Before the module can be synthesized, it must be converted (or exposed) into a module containing only rules and state elements, as the compiler does not know how to handle the other items. The ModuleContext package provides the mechanisms to allow additional items to be collected, processed, and exposed.

# Types and Type Classes

The default BSV module type is Module, but you can define other BSV module types as well. The ModuleContext type is a variation on the Module type that allows additional items, other than states and rules, to be collected while elaborating the module structure.

The ModuleContext package defines the typeclass Context, which includes functions getContext and putContext. A Context typeclass has two type parameters: a module type (mc1) and the context (c2).

```
typeclass Context#(type mc1, type c2);
  module [mc1] getContext(c2) provisos (IsModule#(mc1, a));
  module [mc1] putContext#(c2 s)(Empty) provisos (IsModule#(mc1, a));
endtypeclass
```

A regular module type (Module) will have a context of void:

```
instance Context#(Module, void);
```

A module type of ModuleContext will return the context of the module:

```
instance Context#(ModuleContext#(st1), st1);
```

An instance is defined where the context type st1 of the ModuleContext and the context type st2 are different, but Gettable (as defined in Hlist Section 3.10.4):

```
instance Context#(ModuleContext#(st1), st2)
provisos (Gettable#(st1, st2));
```

The modules applyToContext and applyToContextM are used to apply a function over a context. The applyToContextM modules is used for monadic functions.

```
applyToContext
Applies a function over a context.

module [mc1] applyToContext#(function c2 f(c2 c))(Empty)
provisos (IsModule#(mc1, a), Context#(mc1, c2));
```

applyToContextM	Applies a monadic function over a context.		
	module [mc1] applyToContextM#(function module#(c2) m(c2 c)) (Empty)		
	<pre>provisos (IsModule#(mc1, a), Context#(mc1, c2));</pre>		

#### ClockContext

The structure ClockContext is defined to be comprised of two clocks: clk1 and clk2 and two resets: rst1 and rst2.

An initClockContext is defined with the values of both clocks set to noClock and both resets set to noReset:

```
ClockContext initClockContext = ClockContext {
   clk1: noClock, clk2: noClock, rst1: noReset, rst2: noReset };
```

#### Expose

The Expose typeclass converts a context to an interface for a synthesis boundary, converting it to a module type of Module. The Expose typeclass provides the modules unburyContext and unburyContextWithClocks.

```
typeclass Expose#(type c, type ifc)
dependencies (c determines ifc);
```

An HList of contexts is convertible if its elements are, and results in a Tuple of subinterfaces.

```
instance Expose#(HList1#(ct1), ifc1)
  provisos (Expose#(ct1,ifc1));

instance Expose#(HCons#(c1,c2), Tuple2#(ifc1,ifc2))
  provisos (Expose#(c1,ifc1), Expose#(c2,ifc2));

instance Expose#(ClockContext, Empty);
```

The unburyContext module is for use at the top level of a module to be separately synthesized. It takes as an argument a module which is to be instantiated in a particular context, and an initial state for that context. The module is instantiated, and the final context converted into an extra interface, returned in pair with the intantiated module's own interface.

Converts a context to an interface for a synthesis boundary. An HList of contexts is convertible if its elements are, and results in a tuple of subinterfaces.
<pre>module unburyContext#(c x)(ifc);</pre>
<pre>module unburyContext#(HList1#(ct1) c1)(ifc1);</pre>
<pre>module unburyContext#(HCons#(c1,c2) c12)(Tuple2#(ifc1,ifc2));</pre>
<pre>module unburyContext#(ClockContext x)();</pre>

The unburyContextWithClocks takes a ClockContext along with the Context it is specifically handling

unburyContextWithClocks	Converts a context to an interface for a synthesis boundary and takes a ClockContext as a second argument.
	<pre>module unburyContextWithClocks#(c x, ClockContext cc)</pre>
	<pre>module unburyContextWithClocks#(HList1#(ct1) c1,</pre>
	<pre>module unburyContextWithClocks#(HCons#(c1,c2) c12,</pre>
	<pre>module unburyContextWithClocks#(ClockContext x,</pre>

# Hide

The Hide typeclass provides the module reburyContext, which takes an interface as an argument (and provides an Empty interface). It is intended to be run in a context which can absorb the information from the interface. As with Expose, a Tuple of interfaces can be hidden if each element can be hidden.

reburyContext	Connects the provided interface with the surrounding context.
	<pre>module [mc] reburyContext#(ifc i)(Empty);</pre>
	<pre>module [mc] reburyContext#(Empty i)(Empty);</pre>
	<pre>module [mc] reburyContext#(Tuple2#(ifc1,ifc2) i12)(Empty);</pre>

# ContextRun

The ContextRun and ContextsRun typeclasses provides modules to run modules in contexts. The module runWithContext runs a module with an entirely new context.

```
typeclass ContextRun#(type m, type c1, type ctx2)
dependencies ((m, c1) determines ctx2);
```

```
typeclass ContextsRun#(type m, type c1, type ctx2)
dependencies ((m, c1) determines ctx2);
```

runWithContext	Runs a module with an entirely new context.
	<pre>module [m] runWithContext #(c1 initState,</pre>
	<pre>module [ModuleContext#(ctx)] runWithContext#(c1 initState,</pre>
	<pre>module [Module] runWithContext#(c1 initState,</pre>
runWithContexts	Runs a module with an entirely new context.
	<pre>module [m] runWithContexts#(c1 initState,</pre>
	<pre>module [ModuleContext#(ctx)] runWithContexts#(c1 initState,</pre>
	<pre>module [Module] runWithContexts#(c1 initState,</pre>

#### Contexts.defines

BSC provides macros in the Context.defines file to handle the treatment of the module contexts at synthesis boundaries.

- 1. The designer defines a leaf or intermediate node module, with module type [ErrorReporter] or [ErrorReporterA], appending a 0 to its name (e.g. mkM0). Elsewhere in the package the appropriate macro is chosen from the macros SynthBoundary and SynthBoundaryWithClocks.
- 2. The macro defines a synthesizable version of the module, mkMV, which provides the original interface together with an error-reporting subinterface. It also defines a module with the original name mkM to be used for instantiating the original module. It uses the Context mechanism to re-bury the error-reporting plumbing and returns the original interface of the original mkM) module

These macros assume that the complete module context (such as an HList of individual contexts) is named CompleteContext and that its initial value may be obtained from either mkInitialCompleteContext or mkInitialCompleteContextWithClocks.

### **Example Without Clocks**

SynthBoundary (mkM, IM)

```
Becomes
```

```
(*synthesize*)
module [Module] mkMV(Tuple2#(CompleteContextIfc,IM));
   let init <- mkInitialCompleteContext;</pre>
   let _ifc <- unbury(init, mkMO);</pre>
   return _ifc;
endmodule
module [ModuleContext#(CompleteContext)] mkM(IM);
   let _ifc <- rebury(mkMV);</pre>
   return _ifc;
endmodule
Example With Clocks
SynthBoundaryWithClocks(mkM,IM)
Becomes
(*synthesize*)
module [Module] mkMV#(Clock c1,Reset r1,Clock c2,Reset r2)(Tuple2#(CompleteContextIfc,IM));
   let init <- mkInitialCompleteContextWithClocks(c1, r1, c2, r2);</pre>
   let _ifc <- unburyWithClocks(initialCompleteContext, c1, r1, c2, r2, mkMO);</pre>
   return _ifc;
endmodule
module [ModuleContext#(CompleteContext)] mkM(IM);
   let _ifc <- reburyWithClocks(mkMV);</pre>
   return _ifc;
endmodule
3.10.2 ModuleCollect
Package
```

```
import ModuleCollect :: * ;
```

# Description

The ModuleCollect package provides the capability of adding additional items, such as configuration bus connections, to a design in such a way that it does not change the structure of the design. This section provides a brief overview of the package. For a more detailed description of its usage, see the CBus package (3.10.3), which utilizes ModuleCollect. There is also a detailed example and more complete discussion of the CBus package in the configbus tutorial in the BSV/tutorials directory.

An ordinary Bluespec module, when instantiated, adds its own state elements and rules to the growing accumulation of state elements and rules defined in the design. In some designs, for example a configuration bus, additional items, such as the logic for the bus address decoding must be accumulated as well. While there is a need to add these items, it is also desirable to keep these additional design details separate from the main design, keeping the natural structure of the design intact.

The ModuleCollect mechanism allows the designer to *hide* the details of the additional interfaces. A module which is going to be synthesized must contain only rules and state elements, as the compiler

does not know how to handle the additional items. Therefore, the collection must be brought into the open, or exposed, before the module can be synthesized. The ModuleCollect package provides the mechanisms to allow these additional items to be collected, processed and exposed.

# Types and Type Classes

The ModuleCollect type is a variation on the Module type that allows additional items, other than states and rules, to be collected while elaborating the module structure. A module defining the accumulation of a special collection will have the type of ModuleCollect which is defined as a type of ModuleContext (Section 3.10.1):

```
typedef ModuleContext#(HList1#(UAList#(a))) ModuleCollect#(type a_type);
```

where a\_type defines the type of the items being collected. The collection is kept as an HList, therefore each item in the collection does not have the same type.

Your new type of module is a ModuleCollect defined to collect a specific type. It is often convenient to give a name to your new type of module using the typedef keyword.

For example:

specifies a type named MyModuleType.

An ordinary module, one defined with the keyword module without a type in square brackets immediately after it, can be of any module type. It is polymorphic, and when instantiated takes the type of the surrounding module context. Only modules of type Module can be synthesized, so the \*synthesize\* attribute forces the type to be Module. This is equivalent to writing:

```
module [Module]...
```

Normally, all the modules instantiated inside a synthesized module take the type Module.

A module which is accumulating a collection must have the appropriate type, specified in square brackets immedately after the keyword, as shown in the following example:

```
module [AssertModule] mkAssertionReg...
```

The complete example is found later in this section. This implies that any module instantiating mkAssertionReg is no longer polymorphic, its type is constrained by the inner module, so it will have to be explicitly given the AssertModule type too. Note, however, that you can continue to instantiate other modules not concerned with the collection (for example, mkReg, mkFIFO, etc.) alongside mkAssertReg just as before. But now they will take the type AssertModule from the context instead of the type Module.

Since only modules of type Module can be synthesized, before this group of AssertModule instantiations can be synthesized, you must use exposeCollection to contain the collection in a top-level module of type Module.

### Interfaces

The IWithCollection interface couples the normal module interface (the device interface) with the collection of collected items (the collection interface). This is the interface provided by the exposeCollection function. It separates the collection list and the device module interface, to allow the module to be synthesized.

```
interface IWithCollection #(type a, type i);
  method i device();
  method List#(a) collection();
endinterface: IWithCollection
```

OLD:

```
interface IWithCollection #(type collection_type, type item_type);
  interface item_type device();
  interface List#(collection_type) collection();
endinterface: IWithCollection
```

#### **Modules and Functions**

In the course of evaluating a module body during its instantiation, an item may be added to the current collection by using the function addToCollection.

```
addToCollection Adds an item to the collection.

function ModuleCollect#(a_type, ifc)
addToCollection(a_type item);
```

Once a set of items has been collected, those items must be exposed before synthesis. The exposeCollection module constructor is used to bring the collection out into the open. The exposeCollection module takes as an argument a ModuleCollect module (m) with interface ifc, and provides an IWithCollection interface.

Finally, the ModuleCollect package provides a function, mapCollection, to apply a function to each item in the current collection.

```
Apply a function to each item added to the collection within the second argument.

function ModuleCollect#(a_type, ifc)
mapCollection(function a_type x1(a_type x1),
ModuleCollect#(a_type, ifc) x2);
```

#### **Example - Assertion Wires**

```
// This example shows excerpts of a design which places various
// test conditions (Boolean expressions) at random places in a design,
// and lights an LED (setting an external wire to 1), if the condition
// is ever satisfied.
import ModuleCollect::*;
import List::*;
import Vector::*;
import Assert::*;
```

```
// The desired interface at the top level is:
interface AssertionWires#(type n);
  method Bit#(n) wires;
  method Action clear;
endinterface
// The "wires" method tells which conditions have been set, and the
// "clear" method resets them all to 0.
// The items in our extra collection will be interfaces of the
// following type:
interface AssertionWire;
  method Integer index;
                          //Indicates which wire is to be set if
  method Bool fail;
                           // fail method ever returns true.
  method Action clear;
endinterface
// We next define the "AssertModule" type. This is to behave like an
// ordinary module providing an interface of type "i", except that it
// also can collect items of type "AssertionWire":
typedef ModuleCollect#(AssertionWire, i) AssertModule#(type i);
typedef Tuple2#(AssertionWires#(n), i) AssertIfc#(type i, type n);
// The next definition shows how items are added to the collection.
// This is the module which will be instantiated at various places in
// the design, to test various conditions. It takes one static
// parameter, "ix", to specify which wire is to carry this condition,
// and one dynamic parameter (one varying at run-time) "c", giving the
// value of the condition itself.
interface AssertionReg;
  method Action set;
  method Action clear;
endinterface
module [AssertModule] mkAssertionReg#(Integer ix)(AssertionReg);
  Reg#(Bool) cond <- mkReg(False);</pre>
   // an item is defined and added to the collection
   let item = (interface AssertionWire;
                 method index;
                    return (ix);
                 endmethod
                 method fail;
                    return(cond);
                 endmethod
                 method Action clear;
                     cond <= False;</pre>
                 endmethod
```

```
endinterface);
addToCollection(item);
...
endmodule

// the collection must be exposed before synthesis
module [Module] exposeAssertionWires#(AssertModule#(i) mkI)(AssertIfc#(i, n));

IWithCollection#(AssertionWire, i) ecs <- exposeCollection(mkI);
...(c_ifc is created from the list ecs.collection)

// deliver the array of values in the registers
let dut_ifc = ecs.device;

// return the values in the collection, and the ifc of the device
return(tuple2(c_ifc, dut_ifc));
endmodule

3.10.3 CBus

Package
import CBus :: *;</pre>
```

#### Description

The CBus package provides the interface, types and modules to implement a configuration bus capability providing access to the control and status registers in a given module hierarchy. This package utilizes the ModuleCollect package and functionality, as described in section 3.10.2. The ModuleCollect package allows items in addition to usual state elements and rules to be accumulated. This is required to collect up the interfaces of the control status registers included in a module and to add the associated logic and ports required to allow them to be accessed via a configuration bus.

### Types and Type Classes

The type CBusItem defines the type of item to be collected by ModuleCollect. The items to be collected are the same as the ifc which we will later expose, so we use a type alias:

The type ModWithCBus defines the type of module which is collecting CBusItems. An ordinary module, one not collecting anything other than state elements and rules, has the type Module. Since CBusItems are being collected, a module type ModWithCBus is defined. When the module type is not Module, the type must be specified in square brackets immediately after the module keyword in the module definition.

# **Interface and Methods**

The CBus interface provides read and write methods to access control status registers. It is polymorphic in terms of the size of the address bus (size\_address) and size of the data bus (size\_data).

CBus Interface	
Name	Description
write	Writes the data value to the register if and only if the value of addr matches the address of the register.
read	Returns the value of the associated register if and only if addr matches the register address. In all other cases the read method returns an Invalid value.

```
interface CBus#(type size_address, type size_data);
  method Action write(Bit#(size_address) addr, Bit#(size_data) data);
  (* always_ready *)
  method ActionValue#(Bit#(size_data)) read(Bit#(size_address) addr);
endinterface
```

The IWithCBus interface combines the CBus interface with a normal module interface. It is defined as a structured interface with two subinterfaces: cbus\_ifc (the associated configuration bus interface) and device\_ifc (the associated device interface). It is polymorphic in terms of the type of the configuration bus interface and the type of the device interface.

```
interface IWithCBus#(type cbus_IFC, type device_IFC);
  interface cbus_IFC cbus_ifc;
  interface device_IFC device_ifc;
endinterface
```

#### Modules

The collectCBusIFC module takes as an argument a module with an IWithCBus interface, adds the associated CBus interface to the current collection (using addToCollection from the ModuleCollect package), and returns a module with the normal interface. Note that collectCBusIFC is of module type ModWithCBus.

The exposeCBusIFC module is used to create an IWithCBus interface given a module with a normal interface and an associated collection of CBusItems. This module takes as an argument a module of type ModWithCBus and provides an interface of type IWithCBus. The exposeCBusIFC module exposes the collected CBusItems, processes them, and provides a new combined interface. This module is synthesizable, because it is of type Module.

The CBus package provides a set of module primitives each of which adds a CBus interface to the collection and provides a normal Reg interface from the local block point of view. These modules are used in designs where a normal register would be used, and can be read and written to as registers from within the design.

mkCBRegR	A wrapper to provide a read only CBus interface to the collection and a normal Reg interface to the local block.
	<pre>module [ModWithCBus#(size_address, size_data)]   mkCBRegR#(CRAddr#(size_address2) addr, r x)</pre>
	<pre>provisos (Bits#(r, sr), Add#(k, sr, size_data),</pre>

```
A wrapper to provide a read/write CBus interface to the collection and a normal Reg interface to the local block.

module [ModWithCBus#(size_address, size_data)]

mkCBRegRW#(CRAddr#(size_address2) addr, r x)

(Reg#(r))

provisos (Bits#(r, sr), Add#(k, sr, size_data),

Add#(ignore, size_address2, size_address));
```

```
A wrapper to provide a write only CBus interface to the collection and a normal Reg interface to the local block.

module [ModWithCBus#(size_address, size_data)]

mkCBRegW#(CRAddr#(size_address2) addr, r x)

(Reg#(r))

provisos (Bits#(r, sr), Add#(k, sr, size_data),

Add#(ignore, size_address2, size_address));
```

```
A wrapper to provide a read/clear CBus interface to the collection and a normal Reg interface to the local block. This register can read from the config bus but the write is clear mode; for each write bit a 1 means clear, while a 0 means don't clear.

module [ModWithCBus#(size_address, size_data)]

mkCBRegRC#(CRAddr#(size_address2) addr, r x)

(Reg#(r))

provisos (Bits#(r, sr), Add#(k, sr, size_data),

Add#(ignore, size_address2, size_address));
```

The mkCBRegFile module wrapper adds a CBus interface to the collection and provides a RegFile interface to the design. This module is used in designs as a normal RegFile would be used.

mkCBRegFile	A wrapper to provide a normal RegFile interface and automatically add the CBus interface to the collection.
	<pre>module [ModWithCBus#(size_address, size_data)]     mkCBRegFile#(Bit#(size_address) reg_addr,</pre>
	Bit#(size_address) size)
	(RegFile#(Bit#(size_address), r))
	<pre>provisos (Bits#(r, sr), Add#(k, sr, size_data));</pre>

#### Example

Provided here is a simple example of a CBus implementation. The example is comprised of three packages: CfgDefines, Block, and Tb. The CfgDefines package contains the definition for the configuration bus, Block is the design block, and Tb is the testbench which executes the block.

The Block package contains the local design. As seen in Figure 25, the configuration bus registers look like a single field from the CBus (cfgResetAddr, cfgStateAddr, cfgStatusAddr), while each field (reset, init, cnt, etc.) in the configuration bus registers looks like a regular register from from the local block point of view.




Figure 25: CBus Registers used in Block example

```
// How these registers are combined into CBus registers is
// defined in the CfgDefines package.
module [DModWithCBus] mkBlockInternal( Block );
  // all registers are read/write from the local block point of view
  // config register interface types can be
      mkCBRegR -> read only from config bus
  //
  // mkCBRegRW -> read/write from config bus
  //
      mkCBRegW -> write only from config bus
      mkCBRegRC -> read from config bus, write is clear mode
  //
  //
                  i.e. for each bit a 1 means clear, 0 means don't clear
  // reset bit is write only from config bus
  // we presume that you use this bit to fire some local rules, etc
  Reg#(TCfgReset) reg_reset_reset <- mkCBRegW(cfg_reset_reset,</pre>
                                                              0 /* init val */);
                                  <- mkCBRegRW(cfg_setup_init,</pre>
                 reg_setup_init
  Reg#(TCfgInit)
                                                              0 /* init val */);
                                  <- mkCBRegRW(cfg_setup_tz,
<- mkCBRegRW(cfg_setup_cnt,</pre>
  Reg#(TCfgTz)
                                                              0 /* init val */);
                 reg_setup_tz
  Reg#(TCfgCnt)
                 reg_setup_cnt
                                                             1 /* init val */);
  Reg#(TCfgOnes) reg_status_ones
                                  <- mkCBRegRC(cfg_status_ones, 0 /* init val */);</pre>
  Reg#(TCfgError) reg_status_error <- mkCBRegRC(cfg_status_error, 0 /* init val */);</pre>
  // USER: you know have registers, so do whatever it is you do with registers :)
  // for instance
  rule bumpCounter ( reg_setup_cnt != unpack('1) );
     reg_setup_cnt <= reg_setup_cnt + 1;</pre>
  endrule
  rule watch4ones ( reg_setup_cnt == unpack('1) );
     reg_status_ones <= 1;</pre>
  endrule
endmodule
The CfgDefines package contains the user defines describing how the local registers are combined
into the configuration bus.
package CfgDefines;
import CBus::*;
/// basic defines
// width of the address bus, it's easiest to use only the width of the bits needed
// but you may have other reasons for passing more bits around (even if some address
// bits are always 0)
typedef 2 DCBusAddrWidth; // roof( log2( number_of_config_registers ) )
// the data bus width is probably defined in your spec
typedef 32 DCBusDataWidth; // how wide is the data bus
// Define the CBus
typedef CBus#( DCBusAddrWidth,DCBusDataWidth)
                                                 DCBus:
```

```
typedef CRAddr#(DCBusAddrWidth,DCBusDataWidth)
typedef ModWithCBus#(DCBusAddrWidth, DCBusDataWidth, i) DModWithCBus#(type i);
/// Configuration Register Types
// these are configuration register from your design. The basic
// idea is that you want to define types for each individual field
// and later on we specify which address and what offset bits these
// go to. This means that config register address fields can
// actually be split across modules if need be.
typedef bit
           TCfgReset;
typedef Bit#(4) TCfgInit;
typedef Bit#(6)
           TCfgTz;
typedef UInt#(8) TCfgCnt;
           TCfgOnes;
typedef bit
typedef bit
           TCfgError;
/// configuration bus addresses
Bit#(DCBusAddrWidth) cfgResetAddr = 0; //
Bit#(DCBusAddrWidth) cfgStateAddr = 1; //
Bit#(DCBusAddrWidth) cfgStatusAddr = 2; // maybe you really want this to be 0,4,8 ???
/// Configuration Register Locations
// DCAddr is a structure with two fields
//
     DCBusAddrWidth a ; // this is the address
//
                  // this does a pure comparison
//
               o ; // this is the offset that this register
     Bit#(n)
//
                  // starts reading and writting at
DCAddr cfg_reset_reset = DCAddr {a: cfgResetAddr, o: 0}; // bits 0:0
DCAddr cfg_setup_init
                = DCAddr {a: cfgStateAddr, o: 0}; // bits 0:0
                = DCAddr {a: cfgStateAddr, o: 4}; // bits 9:4
DCAddr cfg_setup_tz
                = DCAddr {a: cfgStateAddr, o: 16}; // bits 24:16
DCAddr cfg_setup_cnt
DCAddr cfg_status_ones = DCAddr {a: cfgStatusAddr, o: 0}; // bits 0:0
DCAddr cfg_status_error = DCAddr {a: cfgStatusAddr, o: 1}; // bits 1:1
endpackage
The Tb package executes the block.
import CBus::*;  // bsc library
```

```
import CfgDefines::*; // address defines, etc
import Block::*;
                       // test block with cfg bus
                      // just for creating a test sequence
import StmtFSM::*;
(* synthesize *)
module mkTb ();
  // In order to access this cfg bus we need to use IWithCBus type
   IWithCBus#(DCBus,Block) dut <- mkBlock;</pre>
  Stmt test =
   seq
     // write the bits need to the proper address
     // generally this comes from software or some other packing scheme
     // you can, of course, create functions to pack up several fields
     // and drive that to bits of the correct width
     // For that matter, you could have your own shadow config registers
     // up here in the testbench to do the packing and unpacking for you
     dut.cbus_ifc.write( cfgResetAddr, unpack('1) );
     // put some ones in the status bits
     dut.cbus_ifc.write( cfgStateAddr, unpack('1) );
     // show that only the valid bits get written
     $display("TOP: state = %x at ", dut.cbus_ifc.read( cfgStateAddr ), $time);
     // clear out the bits
     dut.cbus_ifc.write( cfgStateAddr, 0 );
     // but the 'ones' bit was set when it saw all ones on the count
     // so read it to see that...
     $display("TOP: status = %x at ", dut.cbus_ifc.read( cfgStatusAddr ), $time);
     // now clear it
     dut.cbus_ifc.write( cfgStatusAddr, 1 );
     // see that it's clear
     $display("TOP: status = %x at ", dut.cbus_ifc.read( cfgStatusAddr ), $time);
     // and if we had other interface methods, that where not part of CBUS
     // we would access them via dut.device_ifc
   endseq;
  mkAutoFSM( test );
endmodule
3.10.4 HList
Package
import HList :: *;
```

# Description

The HList package defines a datatype HList which stores a list of data of different types. The package also provides typeclasses and functions to perform various list operations on the HList type.

The primitive data structures for an HList are HNil and the polymorphic HCons. The various functions are provided by typeclasses, one for each function.

The package defines a typeclass Gettable for finding (getIt) and replacing (putIt) items in an HList. This requires that all the items in the HList are different types. If two types are the same, they must be disambiguated by encapsulating at least one of them (but preferably each of them) in a new struct type. The functions of the Gettable typeclass require that the HList be flat (no nested HLists) and well-formed (terminating in HNi1). That is, the target of a recursive search must be either the complete hHead or found within the hTail.

# Types and type classes

The HList packages defines a typeclass HList:

```
typeclass HList#(type 1);
```

The HNil datatype defines a nil instance, the empty set. An HList is usually terminated by a HNil.

```
typedef struct {} HNil deriving (Eq);
```

The HCons datatype is a structure with two members, a head of datatype e and a tail of datatype 1.

```
typedef struct {
  e hd;
  l tl;
} HCons#(type e, type l) deriving (Eq);
```

# Functions

The various functions for heterogenous lists are provided by typeclasses, one for each functions.

HHead	Returns the first element of the list.
	<pre>typeclass HHead#(type 1, type h)   dependencies (1 determines h);   function h hHead(1 x); endtypeclass</pre>
	<pre>instance HHead#(HCons#(e, 1), e);</pre>

```
HTail

Returns the tail element from the list.

typeclass HTail#(type 1, type lt)
    dependencies (1 determines lt);
    function lt hTail(1 xs);
    endtypeclass

instance HTail#(HCons#(e, 1), 1);
```

# Returns a numeric value with the length of the list. For a HNil, will return 0. typeclass HLength#(type 1, numeric type n); endtypeclass instance HLength#(HNil, 0); instance HLength#(HCons#(e, 1), nPlus1) provisos (HLength#(l, n), Add#(n,1,nPlus1));

### HAppend

Appends two lists, returning the combined list. The elements do not have to be of the same data type. The combined list will be of type 12, and will contain all the elements of xs followed in order by all the elements of ys.

```
typeclass HAppend#(type 1, type 11, type 12)
  dependencies ((1, 11) determines 12);
  function 12 hAppend(1 xs, 11 ys);

instance HAppend#(HNil, 1, 1);

instance HAppend#(HCons#(e, 1), 11, HCons#(e, 12))
  provisos (HList#(1), HAppend#(1, 11, 12));
```

### **HSplit**

The hSplit function takes an HList of type 1 and returns a Tuple2 of two HLists. This function is the inverse of hAppend.

```
typeclass HSplit#(type 1, type 11, type 12);
  function Tuple2#(11,12) hSplit(1 xs);
endtypeclass

instance HSplit#(HNil, HNil, HNil);

instance HSplit#(1, HNil, 1);

instance HSplit#(HCons#(hd,tl), HCons#(hd,13), 12)
  provisos (HSplit#(tl,13,12));
```

Gettable	This typeclass is for finding (getIt) and replacing (putIt) a particular element in an HList. All items in the HList must be of different types. If two types are the same, they should be disambiguated by encapsulating at least one of them (and preferably both of them) in a new struct type.
	<pre>typeclass Gettable#(type c1, type c2);   function c2 getIt(c1 x);   function c1 putIt(c1 x, c2 y); endtypeclass</pre>
	<pre>instance Gettable#(HCons#(t1, t2), t1);</pre>
	<pre>instance Gettable#(HCons#(t1, t2), t3)   provisos (Gettable#(t2, t3));</pre>

### **Small Lists**

The HList packcage provides type definitions for small lists, ranging from 1 element to 8 elements, along with constructor functions to build the lists.

### HList1

```
typedef HCons#(t, HNil)
       HList1#(type t);
function HList1#(t1) hList1(t1 x1) = hCons(x1, hNil);
HList2
typedef HCons#(t1, HCons#(t2, HNil))
        HList2#(type t1, type t2);
function HList2#(t1, t2) hList2(t1 x1, t2 x2) = hCons(x1, hCons(x2, hNil));
HList3
typedef HCons#(t1, HCons#(t2, HCons#(t3, HNil)))
        HList3#(type t1, type t2, type t3);
function HList3#(t1, t2, t3) hList3(t1 x1, t2 x2, t3 x3)
     = hCons(x1, hCons(x2, hCons(x3, hNil)));
HList4
typedef HCons#(t1, HCons#(t2, HCons#(t3, HCons#(t4, HNil))))
        HList4#(type t1, type t2, type t3, type t4);
function HList4#(t1, t2, t3, t4) hList4(t1 x1, t2 x2, t3 x3, t4 x4)
     = hCons(x1, hCons(x2, hCons(x3, hCons(x4, hNil))));
```

## HList5

```
typedef HCons#(t1, HCons#(t2, HCons#(t3, HCons#(t4, HCons#(t5, HNil)))))
        HList5#(type t1, type t2, type t3, type t4, type t5);
function HList5#(t1, t2, t3, t4, t5) hList5(t1 x1, t2 x2, t3 x3, t4 x4, t5 x5)
      = hCons(x1, hCons(x2, hCons(x3, hCons(x4, hCons(x5, hNil))));
HList6
typedef HCons#(t1, HCons#(t2, HCons#(t3, HCons#(t4, HCons#(t5, HCons#(t6, HNil))))))
       HList6#(type t1, type t2, type t3, type t4, type t5, type t6);
function HList6#(t1, t2, t3, t4, t5, t6)
  hList6(t1 x1, t2 x2, t3 x3, t4 x4, t5 x5, t6 x6)
     = hCons(x1, hCons(x2, hCons(x3, hCons(x4, hCons(x5, hCons(x6, hNil))))));
HList7
typedef HCons#(t1, HCons#(t2, HCons#(t3, HCons#(t4, HCons#(t5,
               HCons#(t6, HCons#(t7, HNil))))))
       HList7#(type t1, type t2, type t3, type t4, type t5, type t6, type t7);
function HList7#(t1, t2, t3, t4, t5, t6, t7)
  hList7(t1 x1, t2 x2, t3 x3, t4 x4, t5 x5, t6 x6, t7 x7)
      = hCons(x1, hCons(x2, hCons(x3, hCons(x4, hCons(x5, hCons(x6, hCons(x7, hNil))))));
HList8
typedef HCons#(t1, HCons#(t2, HCons#(t3, HCons#(t4, HCons#(t5,
               HCons#(t6, HCons#(t7, HCons#(t8, HNil)))))))
        HList8#(type t1, type t2, type t3, type t4, type t5, type t6, type t7, type t8);
function HList8#(t1, t2, t3, t4, t5, t6, t7, t8)
  hList8(t1 x1, t2 x2, t3 x3, t4 x4, t5 x5, t6 x6, t7 x7, t8 x8)
      = hCons(x1, hCons(x2, hCons(x3, hCons(x4, hCons(x5, hCons(x6,
             hCons(x7, hCons(x8, hNil))))));
3.10.5 UnitAppendList
```

### Package

```
import UnitAppendList :: *;
```

### Description

This provides a representation of lists for which append(x,y) is O(1), rather than O(length(x)) as in the normal representation; the downside is that there is no longer a unique representation for a given list. These lists are useful for situations in which the list is constructed by recursively amalgamating lists from sub-computations, and then subsequently processed. Functions for map and mapM are provided for processing sublists during construction. For final processing it is almost always preferable first to flatten the list (by a function also provided) into the conventional representation, thus eliminating empty subtrees.

### Types and type classes

The UnitAppendList package defines the structure UAList:

```
typedef union tagged {
   void NoItems;
   a One;
   Tuple2#(UAList#(a),UAList#(a)) Append;
} UAList#(type a);
```

UAList is a member of the DefaultValue typeclass, which defines a default value for user defined structures. The default value for UAList is defined as:

```
instance DefaultValue#(UAList#(a));
  defaultValue = NoItems;
endinstance
```

### **Functions**

flatten0	Given a UAList#(a) and a List#(a), returns a conventional list of type List.  function List#(a) flatten0(UAList#(a) c, List#(a) xs);
flatten	Converts a list of type UAList into a conventional list of type List.  function List#(a) flatten(UAList#(a) c) = flattenO(c, Nil);
иаМар	Maps a function of a list of type UAList, returning a UAList.  function UAList#(b) uaMap(function b f(a x), UAList#(a) c);
иаМарМ	Maps a monadic function of a list of type UAList, returning a UAList.  module uaMapM#(function module#(b) f(a x), UAList#(a) c)(UAList#(b));

# Index

(Pituigo aloga mothod) 18	all (Ligt function) 145	
<< (Bitwise class method), 18	all (List function), 145	
>> (Bitwise class method), 18	all (Vector function), 121	
(BitReduction class method), 18	and (List function), 146	
(Bitwise class method), 17	and (Vector function), 122	
$\pi$ (Real constant), 155	any (List function), 145	
&& (Bool operator), 27	any (Vector function), 121	
* (Arith class method), 12	append (List function), 138	
** (Arith class method), 12	append (Vector function), 114	
+ (String concatenation operator), 29	applyToContext (module), 273	
+ (Arith class method), 12	applyToContextM (module), 273	
- (Arith class method), 12	Arbiter (package), 202	
/ (Arith class div method), 12	Arith (type class), 12	
/= (Eq class method), 10	Array (type), 37	
< (Ord class method), 14	example, 49	
<= (Ord class method), 14	array	
== (Eq class method), 10	named type, 37	
> (Ord class method), 14	example, 49	
>= (Ord class method), 14	arrayToVector (Vector function), 136	
\$bitstoreal (Real system function), 29	asinh (Real function), 157	
\$realtobits (Real system function), 29	asReg (Reg function), 45	
%(Arith class mod method), 12	Assert (package), 217	
& (BitReduction class method), 18	AssertFifoTest_IFC (interface), 229	
& (Bitwise class method), 17	AssertQuiescentTest_IFC (interface), 228	
_read (PulseWire interface method), 54	AssertSampleTest_IFC (interface), 227	
_read (Reg interface method), 45	AssertStartStopTest_IFC (interface), 228	
_write (Reg interface method), 45	AssertStartTest_IFC (interface), 227	
{} (Bit concatenation operator), 25	AssertTest_IFC (interface), 227	
~~ (BitReduction class method), 18	AssertTransitionTest_IFC (interface), 228	
^ (BitReduction class method), 18	atan2 (Real function), 157	
^ (Bitwise class method), 17	atanh (Real function), 157	
% (BitReduction class method), 18	await (StmtFSM function), 177	
~ (Bitwise class method), 17	/- /- /- /- /- /- /- /- /- /- /- /- /	
~~ (BitReduction class method), 18	Bit (type), 24	
~ (Bitwise class method), 17	bit (type), 25	
~ (BitReduction class method), 18	bitconcat (Bit concatenation operator), 25	
~^ (Bitwise class method), 17	BitExtend (type class), 20	
	BitReduction (type class), 18	
abs (function), 59	Bits (type class), 9	
abs (Arith class method), 12	Bitwise (type class), 17	
acosh (Real function), 157	Bool (type), $27$	
Action (type), 41	Bounded (type class), 16	
ActionValue (type), 41	BRAM (interface type), 76	
Add (type provisos), 43	BRAM (package), 74	
addBIUInt (function), 172	BRAM_Configure (type), 74	
addRules (Rules function), 42	BRAM_DUAL_PORT (interface type), 80	
addToCollection (ModuleCollect function),	BRAM_PORT (interface type), 80	
279	BRAMCore (package, 80	
addUInt (function), 172	BRAMFIFO (package), 100	
Alias, 22	BRAMRequest (type), 75	
AlignedFIFOs (package), 104	$bsv_assert_always \pmod{0}$ , 231	

bsv_assert_always_on_edge (module), 231	collectCBusIFC (module), 282
bsv_assert_change (module), 231	CommitIfc (package), 194
bsv_assert_cycle_sequence (module), 231	compare (Ord class method), 14
bsv_assert_decrement (module), 232	compilerVersion, 63
bsv_assert_delta (module), 232	CompletionBuffer (interface), 209
bsv_assert_even_parity (module), 232	CompletionBuffer (package), 208
bsv_assert_fifo_index (module), 232	Complex (package), 160
bsv_assert_frame (module), 232	compose (function), 60
bsv_assert_handshake (module), 233	composeM (function), 60
bsv_assert_implication (module), 233	concat (List function), 138
bsv_assert_increment (module), 233	concat (Vector function), 114
bsv_assert_never (module), 233	ConfigReg (package,interface), 71
bsv_assert_never_unknown (module), 234	Connectable (class), 188
bsv_assert_never_unknown_async (module),	Connectable (package), 187
234	Cons (List constructor), 137
bsv_assert_next (module), 234	cons (List function), 138
bsv_assert_no_overflow (module), 234	cons (Vector function), 113
bsv_assert_no_transition (module), 235	constFn (function), 60
bsv_assert_no_underflow (module), 235	continuousAssert, 218
bsv_assert_odd_parity (module), 235	Control (interface), 201
bsv_assert_one_cold (module), 235	cos (Real function), 156
bsv_assert_one_hot (module), 236	cosh (Real function), 156
bsv_assert_proposition (module), 236	countElem (Vector function), 122
bsv_assert_quiescent_state (module), 236	countIf (Vector function), 122
bsv_assert_range (module), 236	countOnes (function), 61
= , , , ,	countOnesAlt (bit-vector function), 124
bsv_assert_time (module), 237	· · · · · · · · · · · · · · · · · · ·
bsv_assert_transition (module), 237	countZerosLSB (function), 61
bsv_assert_unchange (module), 237	countZerosMSB (function), 61
bsv_assert_width (module), 237	CRC (package), 225
bsv_assert_win_change (module), 238	curry (function), 60
bsv_assert_win_unchange (module), 238	date, 64
bsv_assert_window (module), 238	decodeReal (Real function), 159
bsv_assert_zero_one_hot (module), 238	DefaultValue (package), 215
BufferMode (type), 66	delay (StmtFSM function), 177
BuildVector (package), 241	Div (type provisos), 43
buildVersion, 64	div (Integer function), 26
BypassWire (interface), 53	` '
OD (:tf) 201	DReg (package,interface), 72
CBus (interface), 281	drop (List function), 140
CBus (package), 281	drop (Vector function), 117
ceil (Real function), 158	dropWhile (List function), 141
CGetPut (package), 192	dropWhileRev (List function), 141
Char (type), 31	DualPortRamIfc (interface), 264
Client (interface), 189	DWire (interface), 53
ClientServer (package), 189	dynamicAssert, 217
Clock (type), 39, 242	alam (List function) 145
ClockDividerIfc (interface), 250	elem (List function), 145
clockOf (function), 243	elem (Vector function), 121
Clocks (package), 242	emptyRules (Rules variable), 42
cmplx (complex function), 161	epochTime, 64
cmplxMap (complex function), 162	epsilon (FixedPoint function), 164
cmplxSwap (complex function), 162	Eq (type class), 10
cmplxWrite (complex function), 162	error (forced error), 58
Cntrs (package), 204	errorM (forced error), 58

exp_e (Arith class method), 12	fxptTruncate (FixedPoint function), 167
exposeCBusIFC (module), 282	fxptTruncateRoundSat (FixedPoint function),
exposeCollection (ModuleCollect function),	167
279	fxptTruncateSat (FixedPoint function), 167
exposeCurrentClock (function), 243	fxptWrite (FixedPoint function), 170
exposeCurrentReset (function), 243	fxptZeroExtend (FixedPoint function), 169
extend (BitExtend class method), 20	1
(22021100114 01035 111001104), 20	GatedClockIfc (interface), 245
False (Bool constant), 27	gcd (function), 62
FIFO (package), 85	Gearbox (interface), 108
FIFOCountIfc (interface), 94	Gearbox (package), 107
FIFOF (package), 85	genC, 63
fifofToFifo (function), 90	genModuleName, 63
· · · · · · · · · · · · · · · · · · ·	genPackageName, 63
FIFOLevel (package), 93	
FIFOLevelIfc (interface), 93	genVector (Vector function), 113
fifoToGet (GetPut function), 186	genVerilog, 63
fifoToPut (GetPut function), 186	genWith (Vector function), 113
File (type), 38	genWithM (Vector function), 134
select (filter function), 140	Get (interface), 182
find (List function), 141	GetPut (package), 182
find (Vector function), 122	Gettable (typeclass), 289
findElem (Vector function), 122	Gray (package), 207
findIndex (Vector function), 123	GrayCounter (package), 206
FixedPoint (package), 163	grayDecode (function), 208
flatten (function), 292	grayDecr (function), 208
flatten0 (function), 292	grayEncode (function), 208
flip (function), 60	grayIncr (function), 208
floor (Real function), 158	grayIncrDecr (function), 208
Fmt (type), 33	group (List function), 144
fold (List function), 150	groupBy (List function), 144
fold (Vector function), 128	groupby (Bibt Itilicololi), 144
, · · · · · · · · · · · · · · · · · · ·	HAppend (typeclass), 289
foldl (List function), 150	hClose, 65
foldl (Vector function), 128	head (List function), 139
fold11 (List function), 150	head (Vector function), 116
fold11 (Vector function), 128	hFlush, 66
foldr (List function), 149	
foldr (Vector function), 128	hGetBuffering, 66
foldr1 (List function), 150	hGetChar, 66
foldr1 (Vector function), 128	hGetLine, 67
fromInt (FixedPoint function), 165	HHead (typeclass), 288
fromInteger (Literal class method), 11, 27	hIsClosed, 65
fromMaybe (Maybe function), 34	$\mathtt{hIsEOF}, 65$
fromReal (RealLiteral class method), 11	hIsOpen, 65
fromSizedInteger (SizedLiteral class method),	hIsReadable, $65$
12	hIsWriteable, $65$
fromUInt (FixedPoint function), 165	HLength (typeclass), 288
FShow (type class), 22	HList (package), 287
fxptAdd (FixedPoint function), 166	hPutChar, 66
fxptGetFrac (FixedPoint function), 165	hPutStr, 66
fxptGetInt (FixedPoint function), 165	hPutStrLn, 66
fxptMult (FixedPoint function), 166	hSetBuffering, 66
= '`	HSplit (typeclass), 289
fxptQuot (FixedPoint function), 167  fyptSignFytond (FixedPoint function), 160	HTail (typeclass), 288
fxptSignExtend (FixedPoint function), 169	(J P), <b>-</b>
fxptSub (FixedPoint function), 166	id (function), 60
	· · · · · · · · · · · · · · · · · · ·

init (List function), 140	mapPairs (List function), 151
init (Vector function), 116	mapPairs (Vector function), 129
Inout (type), 39	Max (type provisos), 43
Int (type), 26	max (Ord class method), 14
int (type), 26	max (function), 59
Integer (type), 26	maxBound (Bounded class method), 16
Invalid (type constructor), 34	Maybe (type), 34
invert (Bitwise class method), 17	Memory (package), 191
invertCurrentClock (function), 244	message (compilation message), 58
invertCurrentReset (function), 244	messageM (compilation message), 59
isAncestor (function), 243	MIMO (interface), 110
isInfinite (Real function), 158	MIMO (package), 109
isNegativeZero (Real function), 158	MIMOConfiguration (type), 109
= '	_ , , _ , ,
isResetAsserted (module), 272	Min (type provisos), 43
isValid (Maybe function), 34	min (Ord class method), 14
IWithCBus (interface), 281	min (function), 59
joinActions (List function), 150	minBound (Bounded class method), 16
joinActions (Vector function), 129	mk1toNGearbox (module), 109
7.	mkAbsoluteClock (module), 247
joinRules (List function), 151	mkAbsoluteClockFull (module), 247
joinRules (Vector function), 129	mkAlignedFIFO (module), 107
last (List function), 140	mkArbiter (module), 203
last (Vector function), 116	mkAsyncReset (module), 268
	mkAsyncResetFromCR (module), 268
lcm (function), 62	mkAutoFSM, 176
length (List function), 145	mkBRAM1Server (module), 78
LevelFIFO, see FIFOLevel	mkBRAM1ServerBE (module), 78
LFSR (package), 198	mkBRAM2Server (module), 78
List (type), 137	mkBRAMCore1 (module), 82
ListN (type), 136	mkBRAMCore1BE (module), 82
Literal (type class), 11	mkBRAMCore1BELoad (module), 82
Log (type provisos), 43	mkBRAMCore1Load (module), 82
log (Arith class method), 12	mkBRAMCore2 (module), 83
log10 (Arith class method), 12	mkBRAMCore2BE (module), 83
log2 (Arith class method), 12	mkBRAMCore2BELoad (module), 84
logb (Arith class method), 12	mkBRAMCore2Load (module), 83
lookup (List function), 141	mkBRAMStore1W2R (module), 106
loop statements	mkBRAMStore2W1R (module), 106
temporal, in FSMs, 174	mkBypassFIFO (module), 103
1sb (Bitwise class method), 18	mkBypassFIFOF (module), 103
LUInt (type), 109	mkBypassFIFOLevel (module), 104
	mkBypassWire (module), 53
MakeClockIfc (interface), 244	mkCBRegFile (module), 283
MakeResetIfc (interface), 267	mkCBRegR (module), 283
map (List function), 147	J ( ).
map (Vector function), 126	mkCBRegRC (module), 283
mapAccumL (List function), 153	mkCBRegRW (module), 283
mapAccumL (Vector function), 131	mkCBRegW (module), 283
mapAccumR (List function), 153	mkCClientServer (function), 194
mapAccumR (Vector function), 132	mkCGetPut (function), 193
mapCollection (ModuleCollect function), 279	mkClientCServer (function), 194
mapM (Monad function on List), 154	mkClock (module), 245
mapM (Monad function on Vector), 132	mkClockDivider (module), 250
mapM_ (List function), 154	mkClockDividerOffset (module), 250
mapM_ (Vector function), 133	mkClockInverter (module), 250

mkClockMux (module), 249	mkMIMOBRAM (module), 111
mkClockSelect (module), 249	mkMIMOReg (module), 111
mkCompletionBuffer $(module)$ , $209$	$\mathtt{mkMIMOV} \ (\mathrm{module}), \ 111$
mkConfigReg (module), 71	$\mathtt{mkNto1Gearbox} \pmod{\mathrm{module}}, \ 108$
mkConfigRegA (module), 71	mkNullCrossingReg $(module)$ , $266$
mkConfigRegU (module), 71	mkNullCrossingRegA $(module)$ , $266$
mkConstrainedRandomizer (module), 201	mkNullCrossingRegU (module), 266
mkCounter (module), 205	mkNullCrossingWire $(module)$ , $265$
mkCRC(module), 225	mkOnce, 176
mkCRC16 (module), 226	mkPipelineFIFO (module), $103$
mkCRC32 (module), 226	mkPipelineFIFOF (module), 103
mkCRC_CCIT(module), 226	mkPulseWire $(module)$ , $54$
mkCReg (module), 47	mkPulseWireOR $(module), 54$
mkCRegA (module), 47	mkReg (module), 45
mkCRegU (module), 47	mkRegA (module), 45
mkDepthParamFIFO (module), 88	mkRegFile (RegFile module), 68
mkDepthParamFIFOF (module), 88	mkRegFileFull (RegFile module), 68
mkDFIF0F (module), 104	mkRegFileFullFile (RegFileLoad function),
mkDReg (module), 72	69
mkDRegA (module), 72	mkRegFileLoad (RegFileLoad function), 69
mkDRegU (module), 72	mkRegStore (module), 106
mkDualRam (module), 264	mkRegU (module), 45
mkDWire (module), 53	mkRegVectorStore (module), 106
mkFeedLFSR(module), 199	mkReset (module), 269
mkFIFO (module), 87	mkResetEither (module), 271
mkFIF01 (module), 88	mkResetInverter (module), 272
mkFIF0Count (module), 97	mkResetMux (module), 270
mkFIF0F (module), 87	mkResetSync (module), 269
mkFIF0F1 (module), 88	mkRevertingVirtualReg (module), 72
mkFIFOLevel (module), 96	mkRWire (RWire module), 50
mkFSM, 176	mkRWireSBR (RWire module), 50
mkFSMServer, 180	mkSizedBRAMFIFO (module), 101
mkFSMWithPred, 176	mkSizedBRAMFIFOF (module), 101
mkGatedClock (module), 246	mkSizedBypassFIF0F (module), 103
mkGatedClockDivider (module), 250	mkSizedFIFO (module), 88
mkGateClockFromCC (module), 246	mkSizedFIFOF (module), 88
mkGatedClockInverter (module), 250	mkStickyArbiter (module), 203
mkGDepthParamFIFOF (module), 89	mkSyncBit (module), 253
mkGenericRandomizer (module), 201	mkSyncBit05 (module), 256
mkGetCPut (function), 193	mkSyncBitO5FromCC (module), 256
mkGFIFOCount (module), 97	mkSyncBitO5ToCC (module), 256
mkGFIFOF (module), 89	mkSyncBit1 (module), 255
mkGFIF0F1 (module), 89	mkSyncBit15 (module), 254
mkGFIFOLevel (module), 97	mkSyncBit15FromCC (module), 254
mkGLFIFOF (module), 90	mkSyncBit15ToCC (module), 255
mkGPFIFO (GetPut module), 185	mkSyncBit1FromCC (module), 255
mkGPFIF01 (GetPut module), 186	mkSyncBit1ToCC (module), 255
mkGPSizedFIFO (GetPut module), 186	mkSyncBitFromCC (module), 254
mkGrayCounter (module), 206	mkSyncBitToCC (module), 254
mkGSizedFIFOF (module), 89	mkSyncBRAM2Server (module), 79
mkInitialReset (module), 269	mkSyncBRAM2ServerBE (module), 79
mkLFIFO (module), 89	mkSyncBRAMCore2 (module), 83
mkLF1F0F (module), 89	mkSyncBRAMCore2BE (module), 83
mkMIMO (module), 111	mkSyncBRAMCore2BELoad (module), 84
minimo (modulo), iii	mioj nobimilot ozbiboda (moduic), or

mkSyncBRAMCore2Load (module), 84	noClock (function), 244	
mkSyncBRAMFIFO (module), 101	noReset (function), 244	
mkSyncBRAMFIFOFromCC (module), 101	not (Bool function), 27	
mkSyncBRAMFIFOToCC (module), 101	NumAlias, 22	
mkSyncFIFO (module), 262	NumberTypes (package), 170	
mkSyncFIF01 (module), 263	V 2 (2 )	
mkSyncFIF0Count (module), 98	OInt (package), 159	
mkSyncFIFOFromCC (module), 263	$\mathtt{OInt}\ (\mathrm{type}), 159$	
mkSyncFIFOLevel (module), 97	oneHotSelect (List function), 139	
mkSyncFIFOToCC (module), 263	openFile, $64$	
mkSyncHandshake (module), 259	or (List function), 145	
mkSyncHandshakeFromCC (module), 259	or (Vector function), 122	
mkSyncHandshakeToCC (module), 259	Ord (type class), 14	
mkSyncPulse (module), 258	Ordering $(type)$ , $38$	
mkSyncPulseFromCC (module), 258	OVLAssertions (package), 227	
mkSyncPulseToCC (module), 258		
mkSyncReg (module), 260	pack (Bits type class overloaded function), 9	
mkSyncRegFromCC (module), 261	parity (function), 61	
mkSyncRegToCC (module), 261	pi (Real constant), 155	
mkSyncReset (module), 268	pow (Real function), 157	
mkSyncResetFromCR (module), 268	Printf (package), 240	
mkTriState, 222	Probe (package), 218	
mkUGDepthParamFIFOF (module), 89	provisos, 43	
mkUGFIFOF (module), 88	PulseWire (interface), 54	
mkUGFIF0F1 (module), 88	pulseWireToReadOnly (function), 57	
mkUGLFIFOF (module), 89	Put (interface), 182	
mkUGSizedFIF0F (module), 88	(Tut f ) 26	
mkUngatedClock (module), 246	quot (Integer function), 26	
mkUngatedClockMux (module), 249	Randomizable (package), 200	
mkUngatedClockSelect (module), 249	Randomize (interface), 201	
mkUniqueWrappers (UniqueWrappers module),	ReadOnly (interface), 56	
211	readReadOnly (function), 57	
mkUnsafeDWire (module), 53	readReg (Reg function), 45	
mkUnsafePulseWire (module), 54	readVReg (Vector function), 124	
mkUnsafePulseWireOR (module), 54	Real (package), 155	
mkUnsafeRWire (RWire module), 50	Real (type), 28	
mkUnsafeWire (module), 52	real (type), 28	
mkWire (module), 52	RealLiteral (type class), 11	
mkZBus (function), 224	realToDigits (Real function), 159	
mkZBusBuffer (function), 224	reburyContext (module), 275	
mod (Integer function), 26	reduceAnd (BitReduction class method), 18	
ModuleCollect (package), 277	reduceNand (BitReduction class method), 18	
ModuleCollect (type), 278	reduceNor (BitReduction class method), 18	
ModuleContext (package), 272	reduceOr (BitReduction class method), 18	
msb (Bitwise class method), 18	reduceXnor (BitReduction class method), 18	
Mul (type provisos), 43	reduceXor (BitReduction class method), 18	
MuxClockIfc (interface), 248	reflect(CRC function), 226	
MuxRstIfc (interface), 267	Reg (interface), 260	
, , , ,	Reg (type), 45	
negate (Arith class method), 12	RegFile (interface type), 68	
newVector (Vector function), 113	RegFileLoad (package), 69	
Nil (List constructor), 137	regToReadOnly (function), 56	
nil (Vector function), 113	rem (Integer function), 26	
noAction (empty action), 41	replicate (List function), 138	
	1 Op 1 1 0 0 0 0 1 0 1 0 1 0 1 0 1 1 1 1 1	

replicate (Vector function), 113	signedQuot (function), 59	
replicateM (List function), 155	signExtend (BitExtend class method), 20	
replicateM (Vector function), 134	signum (Arith class method), 12	
Reserved (type), 219	sin (Real function), 156	
Reserved (package), 219	sinh (Real function), 156	
ReservedOne (type), 219	SizedLiteral (type class), 12	
ReservedZero (type), 219	SizeOf (pseudo-function on types), 44	
Reset (type), 39, 242	sort (List function), 143	
clear, 172	sortBy (List function), 143	
resetOf (function), 244	SpecialFIFOs (package), 102	
reverse (List function), 143	split (Bit function), 25	
reverse (Vector function), 120	splitReal (Real function), 158	
reverseBits (function), 61	sprintf (function), 240	
RevertingVirtualReg (package), 72	sqrt (Real function), 157	
rJoin (Rules operator), 42	sscanl (List function), 153	
rJoinConflictFree (Rules operator), 42	sscanl (Vector function), 131	
rJoinDescendingUrgency (Rules operator),	sscanr (List function), 152	
42	sscanr (Vector function), 130	
rJoinExecutionOrder (Rules operator), 42	Standard Prelude, 9	
rJoinMutuallyExclusive (Rules operator),	start, 172	
42	staticAssert, 217	
rJoinPreempts (Rules operator), 42	StmtFSM (package), 172	
rotate (List function), 143	<pre>strConcat (String concatenation operator),</pre>	
rotate (Vector function), 118	29	
rotateBitsBy (bit-vector function), 124	String (type), 29	
rotateBy (Vector function), 119	StringLiteral (type class), 24	
rotateR (List function), 143	sub (RegFile interface method), 68	
rotateR (Vector function), 119	SyncBitIfc (interface), 253	
round (Real function), 158	SyncFIFOCountIfc (interface), 96	
Rules (type), 42	SyncFIFOIfc (interface), 261	
runWithContext (function), 276	SyncFIFOLevelIfc (interface), 95	
runWithContexts (function), 276	SyncPulseIfc (interface), 257	
RWire, $50$		
(0)	TAdd (type functions), 44	
sameFamily (function), 243	tail (List function), 140	
satMinus (SaturatingArith class method),	tail (Vector function), 116	
21	take (List function), 140	
satPlus (SaturatingArith class method), 21	take (Vector function), 116	
SaturatingArith (type class), 21	takeAt (Vector function), 117	
sbtrctBIUInt (function), 172	takeWhile (List function), 141	
scanl (List function), 153	takeWhileRev (List function), 141	
scanl (Vector function), 131	tan (Real function), 156	
scanr (List function), 152	tanh (Real function), 156	
scanr (Vector function), 130	TDiv (type functions), 44	
select (List function), 139	TExp (type functions), 44	
select (Vector function), 115	TieOff (package), 217	
SelectClockIfc (interface), 248	TLog (type functions), 44	
send (PulseWire interface method), 54	TMax (type functions), 44	
Server (interface), 190	TMin (type functions), 44	
shiftInAtO (Vector function), 119	TMul (type functions), 44	
shiftInAtN (Vector function), 119	toChunks (Vector function), 136	
shiftOutFromO (Vector function), 119	toGet (function), 182	
shiftOutFromN (Vector function), 120	toGPClient (function), 190	
signedMul (function), 59	toGPServer (function), 191	

toList (Vector function), 136 toPut (function), 183	WriteOnly (interface), 57 writeReg (Reg function), 45
toVector (Vector function), 136	writeVReg (Vector function), 124
transpose (List function), 143	wset (RWire interface method), 50
transpose (Vector function), 120	ZBus (package), 222
transposeLN (Vector function), 120	ZBusBusIFC (interface), 223
TriState (interface), 221	ZBusClientIFC (interface), 223
TriState (package), 221	ZBusDualIFC (interface), 223
True (Bool constant), 27	zeroExtend (BitExtend class method), 20
trunc (Real function), 157	zip (List function), 146
truncate (BitExtend class method), 20	zip (Vector function), 124
truncateLSB (function), 62	zip3 (List function), 146
TSub (type functions), 44	zip3 (Vector function), 125
tuples	zip4 (List function), 147
expressions, 36	zip4 (Vector function), 125
selecting components, 37	zipAny (Vector function), 125
type definition, 35	zipWith (List function), 148
type classes, 9	zipWith (Vector function), 126
uaMap (function), 292	zipWith3 (List function), 148
uaMapM (function), 292	zipWith3 (Vector function), 127
UInt (type), 26	zipWith3M (List function), 155
unburyContext (module), 274	zipWith3M (Vector function), 133
unburyContextWithClocks (module), 275	zipWith4 (List function), 148
uncurry (function), 61	zipWithAny (Vector function), 126
UnitAppendList (package), 291	zipWithAny3 (Vector function), 127
unpack (Bits type class overloaded function),	zipWithM (List function), 154
9	zipWithM (Vector function), 133
unsignedMul (function), 59	p(*****************************
unsignedQuot (function), 60	
unwrap (function), 172	
unwrapBI (function), 171	
unzip (List function), 147	
unzip (Vector function), 125	
upd (RegFile interface method), 68	
update (List function), 139	
update (Vector function), 115	
updateDataWithMask (module), 192	
upto (List function), 138	
•	
Valid (type constructor), 34	
valueOf (pseudo-function of size types), 44	
valueof (pseudo-function of size types), 44	
Vector, 111	
vectorToArray (Vector function), 136	
Void (type), $34$	
. (6 1 . ) 50	
warning (forced warning), 58	
warningM (forced warning), 58	
wget (RWire interface method), 50	
when (function), 62	
while (function), 62	
Wire (interface), 51	
wrap (function), 172	
Wrapper (interface type), 211	

# Function and Module by Package

AlignedFIFOs	isAncestor, 243
mkAlignedFIFO, 107	isResetAsserted, 272
mkBRAMStore1W2R, 106	mkAbsoluteClock, 247
mkBRAMStore2W1R, 106	mkAbsoluteClockFull, 247
mkRegStore, 106	mkAsyncReset, 268
mkRegVectorStore, 106	mkAsyncResetFromCR, 268
,	mkClock, 245
BRAM	mkClockDivider, 250
mkBRAM1Server, 78	mkClockDividerOffset, 250
mkBRAM1ServerBE, 78	mkClockInverter, 250
mkBRAM2Server, 78	mkClockMux, 249
mkBRAMCore1, 82	mkClockSelect, 249
mkBRAMCore1BE, 82	mkDualRam, 264
mkBRAMCore1BELoad, 82	mkGatedClock, 246
mkBRAMCore1Load, 82	mkGatedClockDivider, 250
mkBRAMCore2, 83	mkGatedClockFromCC, 246
mkBRAMCore2BE, 83	mkGatedClockInverter, 250
mkBRAMCore2BELoad, 84	mkInitialReset, 269
mkBRAMCore2Load, 83	mkNullCrossingReg, 266
mkSyncBRAM2Server, 79	mkNullCrossingRegA, 266
mkSyncBRAM2ServerBE, 79	mkNullCrossingRegU, 266
mkSyncBRAMCore2, 83	mkNullCrossingWire, 265
mkSyncBRAMCore2BE, 83	mkReset, 269
mkSyncBRAMCore2BELoad, 84	mkResetEither, 271
mkSyncBRAMCore2Load, 84	mkResetInverter, 272
BRAMFIFO	mkResetMux, 270
mkSizedBRAMFIFO, 101	mkResetSync, 269
mkSizedBRAMFIFOF, 101	mkSyncBit, 253
mkSyncBRAMFIFO, 101	mkSyncBit05, 256
mkSyncBRAMFIFOFromCC, 101	mkSyncBit05FromCC, 256
mkSyncBRAMFIFOToCC, 101	mkSyncBit05ToCC, 256
	mkSyncBit1, 255
CBus	mkSyncBit15, 254
collectCBusIFC, 282	mkSyncBit15FromCC, 254
exposeCBusIFC, 282	mkSyncBit15ToCC, 255
mkCBRegFile, 283	mkSyncBit1FromCC, 255
mkCBRegR, 283	mkSyncBit1ToCC, 255
mkCBRegRC, 283	mkSyncBitFromCC, 254
mkCBRegRW, 283	mkSyncBitToCC, 254
mkCBRegW, 283	mkSyncFIFO, 262
ClientSefiforver	mkSyncFIFO1, 263
toGPServer, 191	mkSyncFIFOFromCC, 263
ClientServer	mkSyncFIFOToCC, 263
toGPClient, 190	mkSyncHandshake, 259
Clocks	mkSyncHandshakeFromCC, 259
clockOf, 243	mkSyncHandshakeToCC, 259
exposeCurrentClock, 243	mkSyncPulse, 258
exposeCurrentReset, 243	mkSyncPulseFromCC, 258
invertCurrentClock, 244	mkSyncPulseToCC, 258
invertCurrentReset, 244	mkSyncReg, 260

mkSyncRegFromCC, 261	mkGPFIFO1, 186
mkSyncRegToCC, 261	mkGPSizedFIFO, 186
mkSyncReset, 268	toGet, 182
mkSyncResetFromCR, 268	toPut, 183
mkUngatedClock, 246	Gray
mkUngatedClockMux, 249	grayDecode, 208
mkUngatedClockSelect, 249	grayDecr, 208
noClock, 244	grayEncode, 208
noReset, 244	grayIncr, 208
resetOf, 244	grayIncrDecr, 208
sameFamily, 243	GrayCounter
Counter	mkGrayCounter, 206
mkCounter, 205	,
	HList
FIFO	Gettable, 289
fifofToFifo, 90	HAppend, 289
mkDepthParamFIFO, 88	HHead, 288
mkFIFO, 87	HLength, 288
mkFIFO1, 88	hSplit, 289
mkLFIFO, 89	HTail, 288
mkSizedFIFO, 88	,
FIFOF	List
mkDepthParamFIFOF, 88	all, 145
mkFIFOF, 87	and, $146$
mkFIFOF1, 88	any, 145
mkGDepthParamFIFOF, 89	append, 138
mkGFIFOF, 89	concat, 138
mkGFIFOF1, 89	$\cos, 138$
mkGLFIFOF, 90	drop, 140
mkGSizedFIFOF, 89	dropWhile, 141
mkLFIFOF, 89	dropWhileRev, 141
mkSizedFIFOF, 88	elem, 145
mkUGDepthParamFIFOF, 89	filter, 140
mkUGFIFO1, 88	find, 141
mkUGFIFOF, 88	fold, 150
mkUGLFIFOF, 89	foldl, 150
mkUGSizedFIFOF, 88	foldl1, 150
FIFOLevel	foldr, 149
mkFIFOCount, 97	foldr1, 150
mkFIFOLevel, 96	group, 144
mkGFIFOCount, 97	groupBy, 144
mkGFIFOLevel, 97	head, 139
mkSyncFIFOCount, 98	init, 140
mkSyncFIFOLevel, 97	joinActions, 150
FixedPoint	joinRules, 151
fxptTruncateSat, 167	last, 140
inportationally for	length, 145
Gearbox	lookup, 141
mk1toNGearbox, 109	map, 147
mkNto1Gearbox, 108	mapAccumL, 153
GetPut	mapAccumR, 153
fifoToGet, 186	1100000000000000000000000000000000000
fifoToPut, 186	$mapM_{-}, 154$
mkGPFIFO, 185	mapPairs, 151
5 0 , <del> 0 0</del>	

77 . 0 1		
oneHotSelect, 139	bsv_assert_always, 231	
or, 145	bsv_assert_always_on_edge, 231	
replicate, 138	bsv_assert_change, 231	
replicateM, 155	bsv_assert_cycle_sequence, 231	
reverse, 143	bsv_assert_decrement, 232	
rotate, 143	bsv_assert_delta, 232	
rotateR, 143	bsv_assert_even_parity, 232	
scanl, 153	bsv_assert_fifo_index, 232	
scanr, 152	bsv_assert_frame, 232	
select, 139	bsv_assert_handshake, 233	
sort, 143	bsv_assert_implication, 233	
sortBy, 143	bsv_assert_increment, 233	
sscanl, 153	bsv_assert_never, 233	
sscanr, 152	bsv_assert_never_unknown, 234	
tail, 140	bsv_assert_never_unknown_async, 234	
take, 140	bsv_assert_next, 234	
takeWhile, 141	bsv_assert_no_overflow, 234	
takeWhileRev, 141	bsv_assert_no_transition, 235	
transpose, 143	bsv_assert_no_underflow, 235	
unzip, 147	bsv_assert_odd_parity, 235	
update, 139	bsv_assert_one_cold, 235	
upto, 138		
zip, 146	bsv_assert_one_hot, 236 bsv_assert_proposition, 236	
zip3, 146		
zip4, 147	bsv_assert_quiescent_state, 236	
zipWith, 148	bsv_assert_range, 236	
zipWith3, 148	bsy_assert_time, 237	
<del>-</del>	bsv_assert_transition, 237	
zipWith3M, 155	bsv_assert_unchange, 237	
zipWith4, 148	bsv_assert_width, 237	
zipWithM, 154	bsv_assert_win_change, 238	
Memory	bsv_assert_win_unchange, 238	
updateDataWithMask, 192	bsv_assert_window, 238	
MIMO	bsv_assert_zero_one_hot, 238	
mkMIMO, 111	Prelude	
mkMIMOBRAM, 111	!=, 10	
mkMIMOReg, 111	.—, 10 <<, 18	
mkMIMOV, 111	>>, 18	
ModuleContext	, 17, 18	
applyToContext, 273	*, 12	
applyToContextM, 273	**, 12	
reburyContext, 275		
runWithContext, 276	+, 12, 29	
	-, 12	
unburyContext, 274	/, 12	
unburyContextWithClocks, 275	<, 14	
NumberTypes	<=, 14	
addBIUInt, 172	==, 10	
addUInt, 172	>, 14	
sbtrctBIUInt, 172	>=, 14	
unwrap, 172	\$bitstoreal, 29	
unwrap, 172 unwrapBI, 171	\$realtobits, 29	
wrap, 172	%, 12	
w1αp, 112	&, 17, 18	
OVLAssertions	^, 17, 18	

^~, 17, 18	hIsWriteable, 65	
~, 17, 18	hPutChar, 66	
~ , 18	hPutStr, 66	
~^, 17, 18	hPutStrLn, 66	
abs, 12, 59	hSetBuffering, 66	
addRules, 42	id, 60	
asReg, 45	integerToChar, 31	
bitsToDigit, 31	integerToDigit, 31	
bitsToHexDigit, 31	integerToHexDigit, 31	
buildVersion, 64	invert, 17	
charToInteger, 31	isAlpha, 31	
charToString, 31	isAlphaNum, 31	
compare, 14	isDigit, 31	
compiler Version, 63	isHexDigit, 31	
compose, 60	isLower, 31	
composeM, 60	isOctDigit, 31	
constFn, 60	isSpace, 31	
countOnes, 61	isUpper, 31	
countZerosLSB, 61	isValid, 34	
countZerosMSB, 61	lcm, 62	
curry, 60, 61	$\log, 12$	
date, 64	$\log 10, 12$	
digitToBits, 31	$\log 2$ , 12	
digitToInteger, 31	logb, 12	
div, 26	lsb, 18	
doubleQuote, 29	max, 14, 59	
epochTime, 64	maxBound, 16	
error, 58	message, 58	
errorM, 58	messageM, 59	
exp, 12	min, 14, 59	
extend, 20	minBound, 16	
flip, 60	mkBypassWire, 53	
fromInteger, 11, 27	mkCReg, 47	
fromMaybe, 34	mkCRegA, 47	
fromReal, 11	mkCRegU, 47	
fromSizedInteger, 12	mkDWire, 53	
fromString, 24	mkPulseWire, 54	
fshow, 22	mkPulseWireOR, 54	
gcd, 62	mkReg, 45	
genC, 63	mkRegA, 45	
genModuleName, 63	mkRegU, 45	
genPackageName, 63	mkRWire, 50	
genVerilog, 63	mkRWireSBR, 50	
hClose, 65	mkUnsafeDWire, 53	
hexDigitToBits, 31	mkUnsafePulseWire, 54	
· · · · · · · · · · · · · · · · · · ·	mkUnsafePulseWireOR, 54	
hexDigitToInteger, 31 hFlush, 66		
•	mkUnsafeRWire, 50	
hGetBuffering, 66	mkUnsafeWire, 52	
hGetChar, 66	mkWire, 52	
hGetLine, 67	mod, 26	
hIsClosed, 65	msb, 18	
hIsEOF, 65	negate, 12	
hIsOpen, 65	not, 27	
hIsReadable, 65	openFile, 64	

pack, 9	warning, 58
parity, 61	warningM, 58
pulseWireToReadOnly, 57	when, $62$
quot, 26	while, $62$
quote, 29	writeReg, 45
readReadOnly, 57	zeroExtend, 20
readReg, 45	Printf
reduceAnd, 18	sprintf, 240
reduceNand, 18	• ,
reduceNor, 18	Real
reduceOr, 18	$a\cosh, 157$
reduceXNor, 18	asinh, 157
reduceXor, 18	atan2, 157
regToReadOnly, 56	atanh, 157
rem, 26	ceil, 158
reverseBits, 61	$\cos, 156$
rJoin, 42	cosh, 156
rJoinConflictFree, 42	decodeReal, 159
•	floor, 158
rJoinDescendingUrgency, 42	isInfinite, 158
rJoinExecutionOrder, 42	isNegativeZero, 158
rJoinMutuallyExclusive, 42	pow, 157
rJoinPreempts, 42	realToDigits, 159
satMinus, 21	round, 158
satPlus, 21	•
sharListToString, 29	sin, 156
signedMul, 59	sinh, 156
signedQuot, 59	splitReal, 158
signExtend, 20	sqrt, 157
signum, 12	tan, 156
SizeOf, 44	tanh, 156
split, 25	trunc, 157
strConcat, 29	SpecialFIFOs
stringCons, 29	-
stringHead, 29	mkBypassFIFO, 103
stringLength, 29	mkBypassFIFOF, 103
stringSplit, 29	mkBypassFIFOLevel, 104
stringTail, 29	mkDFIFOF, 104
stringToCharList, 29	mkPipelineFIFO, 103
TAdd, 44	mkPipelineFIFOF, 103
TDiv, 44	mkSizedBypassFIFOF, 103
TExp, 44	StmtFSM
TLog, 44	await, 177
TMax, 44	callServer, 180
TMin, 44	delay, 177
TMul, 44	mkAutoFSM, 176
toLower, 31	mkFSM, 176
toUpper, 31	mkFSMServer, 180
truncate, 20	mkFSMwithPred, 176
truncateLSB, 62	mkOnce, 176
TSub, 44	TT */ A 1T */
unpack, 9	UnitAppendList
unsignedMul, 59	flatten, 292
unsignedQuot, 60	flatten0, 292
valueOf, 44	uaMap, 292
variation, II	uaMapM, 292

Vector, 136	sscanr, 130
all, 121	tail, 116
and, 122	take, 116
any, 121	takeAt, 117
append, 114	toChunks, 136
arrayToVector, 136	toList, 136
concat, 114	transpose, 120
cons, 113	transposeLN, 120
countElem, 122	unzip, 125
countIf, 122	update, 115
countOnesAlt, 124	vectorToArray, 136
drop, 117	writeVReg, 124
elem, 121	zip, 124
find, 122	zip3, 125
findElem, $122$	zip4, 125
findIndex, $123$	zipAny, 125
fold, 128	zipWith, 126
foldl, 128	zipWith3, 127
foldl1, 128	zipWith3M, 133
foldr, 128	zipWithAny, 126
foldr1, 128	zipWithAny3, 127
genVector, 113	zipWithM, 133
genWith, 113	ZIP W 1611WI, 133
genWithM, 134	
head, 116	
init, 116 joinActions, 129	
joinRules, 129	
last, 116	
map, 126	
mapAccumL, 131	
mapAccumR, 132	
mapM, 132	
mapM_, 133	
mapPairs, 129	
newVector, 113	
nil, 113	
or, 122	
readVReg, 124	
replicate, 113	
replicateM, 134	
reverse, 120	
rotate, 118	
rotateBitsBy, 124	
rotateBy, 119	
rotateR, 119	
scanl, 131	
scanr, $130$	
select, 115	
shiftInAt0, 119	
shiftInAtN, 119	
shiftOutFrom0, 119	
shiftOutFromN, 120	
sscanl, 131	

# **Typeclasses**

```
Alias, 22
Arith, 12
BitExtend, 20
{\bf Bit Reduction,\ 18}
Bits, 9
Bitwise, 17
Bounded, 16
Connectable, 188
DefaultValue, 215
Eq, 10
FShow, 22
Literal, 11
NumAlias, 22
Ord, 14
Randomizable, 201
RealLiteral, 11
SaturatingArith, 21
SizedLiteral, 12
StringLiteral, 24
TieOff, 217
\mathrm{ToGet},\, \underline{182}
\mathrm{ToPut},\ 182
```