## TITLE PAGE

Class	:	BE - 8
Roll. No	:	42428
Assignment No.		B. 1d , 1e
Assignment Name	:	2 input CMOS NOR & OR Gates
Date Of Performance	:	12-11-2020

## Theory:

$$Y_{nor} = \overline{A + B}$$




## Truth Tables

A	В	Ynor
0	0	1
0	1	0
1	0	0
1	1	0

A	В	Yor
0	0	0
0	1	1
1	0	1
1	1	1

## Combined Schematic




f<sub>B</sub> = 2f<sub>A</sub> Size of each PMDs Transistor (P1, P2, P3)

$$P = \left(\frac{500}{100}\right) nm = 5$$

Size of each NMOS Transistor (NI, NZ, N3)

$$n = \left(\frac{500}{100}\right) nm = 5$$

Relative Size =  $\frac{P}{h} = 1$ 





Conclusion:
Thus we have :
1) Drawn the LAYOUT for CMOS NOR & OR Gates using 90 nm Foundry.
<ol> <li>Simulated the LAYOUT to observe waveforms &amp; verified its functionality as per TRUTH-TABLE.</li> </ol>