## TITLE PAGE

Class	:	BE - 8
Roll. No	:	42428
Assignment No.		B. 1b , 1c
Assignment Name	:	2 input CMOS NAND & AND Gates
Date Of Performance	:	12-11-2020

**Theory**:

F= 90 nm Symbols


2 ilp nand gate



indua -	A·B

A	В	Ynand
0	0	1
0	1	1
1	0	1
1	1	0


2 ilp AND gat
---------------



A	В	Yand
0	0	0
0	1	0
1	0	٥
1	1	1

Truth Tables

## Combined Schematic.




f<sub>B</sub> = 2f<sub>A</sub> Size of each PMOS Transistor (P1, P2, P3)


$$P = \left(\frac{500}{100}\right) nm = 5$$

Size of each NMOS Transistor (NI, N2, N3)

$$n = \left(\frac{500}{100}\right) nm = 5$$

Relative Size =  $\frac{P}{h}$  = 1





<b>Conclusion</b> :						
Thus we have :						
1)	Drawn the LAYOUT for CMOS NAND & AND Gates using 90 nm Foundry.					
	Simulated the LAYOUT to observe waveforms & verified its functionality as per TRUTH-TABLE.					
2)	Simulated the LATOOT to observe wavelorms & vermed its functionality as per TROTH-TABLE.					