


## TITLE PAGE

Class	:	BE - 8
Roll. No	:	42428
Assignment No.	:	B. 1f
Assignment Name	:	Half Adder Using TG
Date Of Performance	:	21-11-2020


## Theory:

$F = 90 \text{ nm}$ .

### Symbol



### Gate Level Schematic



$$\text{SUM} = A_i \oplus B_i$$

$$\text{CARRY} = A_i \cdot B_i$$

### Truth Table-


$A_i$	$B_i$	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

### Approach-


- Half adder is made up of Ex-OR & AND gates for sum & carry resp.
- Ex-OR & AND gates will be implemented using a 2:1 MUX each.
- A 2:1 MUX is implemented using 2 TG's.

- For schematic of 2:1 MUX using TG, review assign 2



### MUX-1 (Ex-OR Gate)




### MUX-2 (AND Gate)




## Combined Schematic



# LAYOUT



Waveforms



**Conclusion:**

**Thus we have :**

- 1) Drawn the LAYOUT for Half Adder using Transmission Gates and 90 nm Foundry.
- 2) Simulated the LAYOUT to observe waveforms & verified its functionality as per TRUTH-TABLE.