
Aleithmetic and logic Unit Desgn.

Describe the Segmential fleithmetic & logic Unit
(ALU) Using Rewsen diagram.

> Cout



1. with the aid of Multiplexer, we may Combine anithmetic & logic arcuit to Colate arithmetic & logic unit when the mode select line Si=0, this Alv acts as an arithmetic aircuit, so the output of arithmetic aircuit is teransferred as

final of.
6 theraise Si-1, the output of logic

Based on the Mode Select S2 & infut
Cavery we Can increase or decreese the
marster of arithmetic & larc aperations.


when S2=0, the ALU Performs arithmetic
operation & when S2=1, the with Gin = 0,
the ALU Performs (agic operation.

We know that the Carry i/P is not suggested in Posis singuists. B. in logic cincuits. when I logic operation is delected (S1=1)
the Covery input must be Zero. 78 output Sham in This given us the full dolder circuit as! Vi= Ai & Bi & Gi : (1=0 Yi = Ai & Bi O Explain Booth's Algorithm in details. O Show Step by lester the multiplication
Perocess using bootn's algorithm when (+15)

& (-13) numbers are multiplied.

Acronne 5-bit sugisters that hold

signed No. $\begin{array}{ccc}
15 & & & & & & \\
13 & & & & & & \\
\end{array}$ O show the Content of E AQSC during the fuocess of multiplication of two briary No. 11111 (multiplicand) 10/01 (multiplicand) The Sign are not included. In cluded.



The optode Paut of the instruction founds defines the operation to be performed. Mode > Addressing Mode is The data can be Stored in the m/m of a Computer or it can be located in the negister of CPU by look Ahead Adders Carvey look Ahead Adders The carry funduce Carry fundamentic operation delay while performing other acuithmetic operation like multiplication & division as it uses several andium or NO. III. Leveral addition or Subtraction Steps. This is major fuoblem for the adder & hence improving the squal of all anithmetic operation. To overlome the Cavoy Peropagation delay one widely approach is employ a cavoylook ahead which solves the Problem by Calculating the Cavory Signal in achonad Here Caury signal will be generated in two -> Input bit Al B are I. of the two bits is I dothe Cavery - in is 1.




Diagram -Χ. Yo X1 1- bit Full Adder bet Full Addey 1-bit-Ful Addesy 1-614 53 52 L Cg2 C2 G, G,

L Gwy gloskalead CG w Ey

The Caury outfut Boolean Function of each stage in 4 stage Carry look - ahead adder $G' C_{1} = G_{10} + P_{0} C_{in}$ $C_{2} = G_{11} + P_{1} C_{1} = G_{11} + P_{1} G_{10} + P_{1} P_{0} C_{in}$ $C_{3} = G_{12} + P_{2} G_{2} = G_{12} + P_{2} G_{11} + P_{2} P_{1} G_{10} + P_{2} G_{11}$ $P_{0} P_{1} P_{0} C_{in}$ $P_{0} P_{1} P_{0} C_{in}$ Cy = G13 + P3 G12 + P3 P2 G11 + B P2 P1 G10 + & P2 P1 P6 Cin Puopagation delay 15 geduced. Puovide fastest addition logic) 9 gets Complicated as No. of Variable incrusse Costlies as it involves more hardware.

1. 110 lication Algorithm in Signed Condition C+1 0 Cawry gendrate O 0 No Carry Propogate Carry generate 0 my generate Gi & Canny Surpagate ! Si = Pi & Ci Citi - Gi + PiGi The Men output and Caury A; Bi outut Cay be expressed in the

Multiplication Hygowithm in Signed Magnitude Representation. Multiplication of two fixed point binary number done naporitide suggestentiation is add with process of Successive shift operation operation 10111 (Multiplier
10011 Multiplier
10111
10111 In multiplication fuocess, we are Considering 0[10|10|0 (Broduct) successive bits of the multiplier, læst Significant bit finst. The multiplier bit is 1? the are multiplier down else os are multiplicand is copied down.


Copied. down. Finall No. are added & their Sum

foun the Product. 0. The sign of the product is determined to multiplier the sign of multiplicand to multiplier the front the product of the product of the product of the positive else Negative.

Hardware Implementation sequena (ounter B sign B Register Le Parallel adde On A sugister Registers. Two registers B and O are used to store multiplicated & Multiplier elespectively. Register A is used to store Partial Broduct during multiplication. SC is used to store no. of bits in the 2. Flip-flop - To Stone sign bit of sugisters we suguined them flip-flops (A Jeign, B Sign q O sign) Cawry bit generated flip- flop E is store addition. during Partial Product 3. Compliment & paralled adder :-This how unit is used in Calculating Puoduct i.e Perform addition orequired. Varital Product i.e Perform


... Marlithurs Booth's Multiplication Ago Highed binary integers in 2's Compliment, ues. used the Speed up Performance of multiplication Perocess. Start Act 0 BR, Multiplicand, aRan an-1 AC < AC+ BR ashe (AC& QR) SCKSC-1 70 SC

Fouchaut of Multiplication of Multiplicand in B Multiplier in Q As (sign of A) = Os (xign of Q) XOR Bs (Sign of 8) Sequence Counter(sc) = n(number of bits) an EA = A+B END Sc



Shift ofwarion 0111 100 A+M=A > 10101 1100 0/00 RS 0100 6/01 M-0 1010 0010 21 0101 0001 0000 1000 1011 = B -5 X 4 = 20 Q 0-1 A Initial 0100 0000 Rs 0010 RS 0000 A = A-M 0001 0000 R'S 0001 0101 A=A+M 1000 1010 0101 Multiplicand (B) = 1011 AHH -/oX-4 168421 1010 . 168421 0101 1000 0100 1011 1100

(Restoring and 14 — Quotient Division is from Multiplication 169= 10101001 0000110 - Quotient < Dividend 100 [1010100] 7 110011 010010 11007 1100 Adder Subteractor 11001 00001 _ 0000 0001 restoring Division (Handware Implumentation) There are three Register A, B& Q Im B Register, Remainder Remainder is in A register & Quotient i.



Dividend = 1010 $-8 = \overline{8} + 1 = 11101$ Divisor = 0011 Olevation Q Initalize Shift-lef 100 00000 0000 0101 A-B 00001 ie negative Value. No Oo=0 0100 \$00001 100 00010 AEA-B Reform 00011 00010 00101 Aluft \$20010 00.010 Shift 00/00 00/00 11109 \$0000p 00000 Remounder

(N/m - Kestoking) Non- Restoring Davision Method. Staret A ← 0 B ← divisor Q ← clividand Count ← n Shift left A, O No A <0 A < A-B A A+B No AZO 0,0 O₀ ←1 Count = Count -1 Count = Yes A < 17+B Yes ALD No > Stop

(Non - Restoring) Example 1011 > 0 Dividend = Divisor = 0/01 = B = 00/01 B+1 = 1/011 oferation 00000 Initialize 00001 Shift A-B + 00001 Shift \$1000 A+B 11011 11011 00101 ₩20000 00001 Shift A-8 + 0000 11100 A+B 0010 00101 Quotient (A)00001 Remainder

_

Standard for Strating - Point Mumbers a) Lingle 32.67 S F'= F+127 Bucision 23 bit Sign of Number 8 bit Signed Mantissa Exponent In Juaction O Signifies + excess - 127 1 stignifies -Deepusentation Double bucision 64-bit S /E'= E+1023 52- bit 11- bit excess Mantissa 1023 - exponent praction. eg (28-125)10 11100.001 1. 1100001 X 24 E= E+127 2 4+127 = 131 = 10000011 S = 0 Lingle precision 110000/00--0 0 |10000011 23 WZ 8 biz E = E+1023 In Souble 1027 - 100000000 11 4+1023-1110000 100 --06 10000000011 5261 11-67

Floating Point Heithmetic: Add & Steptesoct Steps to add/shubteact two floating - Point Numbers: Exponent Comparison I Compare the magnitudes & make Suitable alignment Add / Subtcout Result Normalization & Kound logic Exponent lerform the addition/ Result Sufferaction. Exforent Revform Moumalization by Shifting adjusting (the resulting Add 1.1100 x 24 1:1000 x 22 has to be Wignment -Addition Add two No.