

COA Unit - 3 Notes

Minakshi


IT Department.

Instruction:

- The operation of the processor is determined by the instruction, it executes, referred to as machine instructions or computer instruction
- The collection of different instructions that processor can execute is referred to as the processor's instruction set.
- A computer instruction is a binary code that instruct the computer to perform a specific operation.

Elements of a Machine instruction:

- Operation code
- Source operand reference
- Result operand reference
- Next instruction reference
- An operation code known as opcode which specifies operation to be performed.
- Source operand reference: Reference to operands on which the operation is to be performed.
- Result operand reference: A reference to operand which will store the result produced by the instruction
- A reference to the next instruction to be executed



- source ~~and~~ and result can be in one of four areas.
 - main or virtual memory
 - Processor register
 - Immediate (contained in instruction directly)
 - I/O device.

- opcodes are represented by abbreviations, called mnenomincs such as ADD, SUB, LOAD, STOR etc.
- An instruction may have many fields. A layout of a simple instruction is known as "Instruction format"

Types of Instruction:

Most computer instructions can be classified into three categories:

- Data Transfer instructions
- Data Manipulation instructions
- Program control instruction.

Data transfer instructions cause transfer of data from one location to another without changing the binary information content.

Data manipulation instructions are those that perform arithmetic, logic, and shift operations.

Program control instruction provide decision making capabilities and change the path taken by the program when executed in the computer.



Data Transfer:

- Data transfer instructions move data from one location to another without changing the data content.
- These instructions are used to bring data to and from memory to registers.

Examples:

Move : designates a transfer from one register to another.

Store : transfer ~~to~~ from a processor register into memory.

Load : a transfer from memory to register

Exchange: swaps information between two registers or a

register and memory.

Input : transfer from input terminal to processor register

Output : transfer from process register to output terminal

Push : transfer from process register to the top of stack.

Pop : transfer from top of stack to process register.

Clear : transfer of word 0's (zeros) to the destination.

Set : transfer of word 1's (ones) to the destination.

Data Manipulation:

- Data manipulation instructions perform operations on the data.

- These can be divided into three types.

- ① Arithmetic
- ② Logical and bit manipulation instructions
- ③ Shift microoperations



Arithmetic Instructions:

These instructions are used to perform arithmetic operations.

Example:

Add → compute the sum of two operands

Subtract → Compute difference of two operands

Multiply → compute the product of two operands

Divide → Compute quotient of two operands.

Add with carry → compute the sum of two operands with carry

Subtract with borrow → compute the difference with borrow.

Negate (2's complement) → change the sign of the operand.

Increment → Add 1 to operand

Decrement → Subtract 1 from operand.

Logical Instruction:

- logical and bit manipulation instruction.

- Logical instructions perform binary operations on string of bits stored in registers.

Example:

AND → performs AND of operands

OR → performs OR of operands

Complement → takes complement
or NOT

X-OR → performs XOR of operands



Clear selected bits \Rightarrow to clear a bit or group of selected bits to zero.

Set selected bits \Rightarrow to set a bit or selected bits to 1.

Complement \Rightarrow to complement a bit or selected bits.

Test \Rightarrow Test specified condition (set flags)

Compare \Rightarrow make logical comparison of two operands.

Enable Interrupt \Rightarrow set control variables for interrupt handling, timer control etc.

Disable Interrupt \Rightarrow

Shift Instructions:

\rightarrow Shifts are operations in which the bits of the word are moved to the left or right.

Example:

Logical shift Right

Logical shift left

Arithmetic shift Right

Arithmetic shift left

Rotate Right

Rotate Left



Program Control: or Transfer of Control instructions.

- A program control type of instructions, when executed, may change the address value in the program counter and cause the flow of control to be altered.
- Program control instructions specify conditions for altering the content of the program counter.

Example Program control instruction

Jump(branch) → Unconditional transfer, load PC with specified address.

Jump(Conditional) → Test specified condition, either load PC with specified address, or do nothing based on condition

Jump to subroutine → Place current program control information in known location.
or CALL
Jump to specified address.

Return → Replace contents of PC and other registers from the known locations.

Skip → Increment to PC to skip next instruction.

Skip(conditional) → Test specified conditions, either skip or do nothing based on condition

Halt → Stop program execution.



Wait (hold) → Stop program execution, test specified condition repeatedly; resume execution when condition is satisfied.

No operation → No operation is performed, but program execution is continued.

Input and output Instructions:

input (read) → Transfer data from ~~an~~ input terminal to a destination

output (write) → Transfer data from specified source to output terminal

start I/O → Transfer instruction to I/O processor to initiate operation

Test I/O → Transfer status information I/O system to the specified destination

conversion Instruction:

• convert or translate value or words.

Example

Translate → Translates value in a section of memory based on table of correspondence

convert → converts the content of word from one form to another.

Example

Conditional Branch instructions

Branch if zero

Branch if not zero

Branch if carry

Branch if not carry

Branch if plus

Branch if minus

Branch if overflow

Branch if no overflow




STORED PROGRAM ORGANIZATION: OR

single Accumulator Organization

OR

Processor Organization with Accumulator

→ To organize a computer in this method, Processor has a register called accumulator and ~~an~~ an instruction code format with two parts.





→ The first part specifies the operation to be performed and the second specifies an address of operand in the memory.

→ ~~Another~~ The other operand will be stored in the processor register

Example


Memory 4096X16



$$\text{Number of bits in address} = \cancel{16} - 12$$

$$\begin{aligned} \text{Number of memory locations} &= 2^{12} \\ &= 4096 \end{aligned}$$

$$\begin{aligned} \text{The number of bits of operand or data} \\ &= 16 \end{aligned}$$



Processor Register Accumulator or AC

In this method, processor performs the operation specified by the opcode on the data specified by stored on the memory location and content of  

Instruction Format:

Most common fields of instructions are:

- operation field which specifies the operation to be performed
- Address field which contains the location of operand i.e., register or memory location
- Mode field which specifies how operand is to be found.

Generally CPU organizations are

- Single Accumulator Organization
- General Register Organization
- Stack Organization

→ An instruction is of various length depending on the number of addresses it contains

On the basis of number of addresses instruction can be classified

- Three address instruction
- Two address instruction
- One address instruction
- Zero address instruction

instruction formats



Three address instruction :

This format of instruction has three addresses to specify a register or memory location.

Opcode	Destination address	Source Address	Source address	Mode
--------	---------------------	----------------	----------------	------

Examples: ADD R1, R2, R3
 OR
 ADD R1, A, B

Two address instruction:

This format has only two address to specify a register or memory location.

Opcode	Destination address	Source address	Mode
--------	---------------------	----------------	------

Examples: MOV R1, A OR
 ADD R1, B

One-address instruction:

- It has only one address to specify a register or a memory location
- This uses an implied 'ACCUMULATOR' or AC Register to store one operand / result.


Opcode	Address of operand	Mode
--------	--------------------	------

Example LOAD A
 OR
 ADD



Zero Address Instruction:

- This instruction format does not contain any address field.
- A stack based computer do not use address field in instruction to perform operation because the operation is performed on the two top items of the stack.



Example

ADD

Note In stack base organization, to evaluate an expression first it is converted to Postfix notation or Reverse Polish Notation

Example for instruction formats to evaluate an expression

Example ① Expression $X = (A+B)*(C+D)$

Three address Format:

Description

ADD R1, A, B

$R1 \leftarrow M[A] + M[B]$

ADD R2, C, D

$R2 \leftarrow M[C] + M[D]$

MUL ~~X~~, R1, R2

$M[X] \leftarrow R1 * R2$

Here R1, R2 are registers

$M[] \Rightarrow$



tion.

Two address instructions

$$X = (A+B) * (C+D)$$

	Description
MOV R1, A	$R1 \leftarrow M[A]$
ADD R1, B	$R1 \leftarrow R1 + M[B]$
MOV R2, C	$R2 \leftarrow M[C]$
ADD R2, D	$R2 \leftarrow R2 + M[D]$
MUL R1, R2	$R1 \leftarrow R1 * R2$
MOV X, R1	$M[X] \leftarrow R1$

One address instruction

	Description
LOAD A	$AC \leftarrow M[A]$
ADD B	$AC \leftarrow AC + M[B]$
STORE T	$M[T] \leftarrow AC$
LOAD C	$AC \leftarrow M[C]$
ADD D	$AC \leftarrow AC + M[D]$
MUL T	$AC \leftarrow AC * M[T]$
STORE X	$M[X] \leftarrow AC$

where AC ~~is~~ is Accumulator Register

$M[T]$ is temporary memory location to hold the intermediate result.

$M[J] \leftarrow$ memory location



Zero address Instruction

$$X = (A+B)*(C+D)$$

Postfix notation $X = A B + C D + *$

	Description
PUSH A	$TOP = \underline{\underline{M[A]}}$ A
PUSH B	$TOP = B$
ADD	$TOP = A + B$
PUSH C	$TOP = C$
PUSH D	$TOP \leftarrow D$
ADD	$TOP \leftarrow (C+D)$
MUL	$TOP (A+B)*(C+D)$
POP X	$M[X] = TOP$

Ques: write a program to evaluate $\frac{(A-B)+C*(D+E-F)}{G+H*K}$

Ans: Three address instruction:

	Description
SUB R1, A, B	$R1 \leftarrow M[A] - M[B]$
MUL R2, D, E	$R2 \leftarrow M[D]*M[E]$
SUB R2, R2, F	$R2 \leftarrow R2 - M[F]$
MUL R2, R2, C	$R2 \leftarrow R2 * M[C]$
ADD R1, R1, R2	$R1 \leftarrow R1 + R2$
MUL R3, H, K	$R3 \leftarrow M[H] + M[K]$
ADD R3, R3, G	$R3 \leftarrow R3 + M[G]$
DIV X, R1, R3	$M[X] \leftarrow R1 / R3$



Two address instructions

		Description
MOV	R1, A	$R1 \leftarrow M[A]$
SUB	R1, B	$R1 \leftarrow R1 - M[B]$
MOV	R2, D	$R2 \leftarrow M[D]$
MUL	R2, E	$R2 \leftarrow R2 * M[E]$
SUB	R2, F	$R2 \leftarrow R2 - M[F]$
MUL	R2, C	$R2 \leftarrow R2 * M[C]$
ADD	R1, R2	$R1 \leftarrow R1 + R2$
MOV	R3, H	$R3 \leftarrow M[H]$
ADD	R3, G	$R3 \leftarrow R3 + M[G]$
DIV	R1, R3	$R1 \leftarrow R1 / R3$
MOV	X, RI	$M[X] \leftarrow R1$

One address instruction

		Description
LOAD	A	$AC \leftarrow M[A]$
SUB	B	$AC \leftarrow AC - M[B]$
STORE	T	$M[T] \leftarrow AC$
LOAD	D	$AC \leftarrow M[D]$
MUL	E	$AC \leftarrow AC * M[E]$
SUB	F	$AC \leftarrow AC - M[F]$
MUL	C	$AC \leftarrow AC * M[C]$
ADD	T	$AC \leftarrow AC + M[T]$
STORE	T	$M[T] \leftarrow AC$
LOAD	H	$AC \leftarrow M[H]$
MUL	K	$AC \leftarrow AC * M[K]$
ADD	G	$AC \leftarrow AC + M[G]$



STORE T1 $M[T1] \leftarrow AC$
 LOAD T $AC \leftarrow M[T]$
 DIV T1 $AC \leftarrow AC / M[T1]$
 STORE X $M[X] \leftarrow AC$

Zero address instruction

Postfix Notation AB - CDE * F - * + GHK * + /

	<u>Description</u>
PUSH A	Top $\Rightarrow A$
PUSH B	Top $\Rightarrow B$
SUB	Top $\Rightarrow (A-B)$
PUSH C	Top $\Rightarrow C$
PUSH D	Top $\Rightarrow D$
PUSH E	Top $\Rightarrow E$
MUL	Top $\Rightarrow (D * E)$
PUSH F	Top $\Rightarrow F$
SUB	Top $\Rightarrow ((D * E) - F)$
MUL	Top $\Rightarrow C * ((D * E) - F)$
ADD	Top $\Rightarrow (A - B) + (C * ((D * E) - F))$
PUSH G	Top $\Rightarrow G$
PUSH H	Top $\Rightarrow H$
PUSH K	Top $\Rightarrow K$
MUL	Top $\Rightarrow (H * K)$
ADD	Top $\Rightarrow G + (H * K)$
DIV	Top $\Rightarrow ((A - B) + C * ((D * E) - F)) / (G + (H * K))$
POP X	X \leftarrow Top.



Tutorial sheet

Ques: ① write a program for expression $A + B * C$ using one address and Two address instruction

Ans: Expression $\Rightarrow D = A + B * C$

Program using One address instruction

LOAD	B	$AC \leftarrow M[B]$
MUL	C	$AC \leftarrow AC * M[C]$
ADD	A	$AC \leftarrow AC + M[A]$
STORE	D	$M[D] \leftarrow AC$

Program using Two address instruction

MOV	RI, B	$RI \leftarrow M[B]$
MUL	RI, C	$RI \leftarrow RI * M[C]$
ADD	RI, A	$RI \leftarrow RI + M[A]$
STORE	D, RI	$M[D] \leftarrow RI$
MOV		

Program using Zero address instruction

~~ABC * + =~~

PUSH A	$Top = A$
PUSH B	$Top = B$
PUSH C	$Top = C$
MUL	$Top = B * C$
ADD	$Top = A + B * C$
POP D	$M[D] = A + B * C$



New Topic

→ How would you find the number of bits?

Example. Ques. if a system has memory of 4096 words 16 bits per word then ⇒

Register		Size or Number of bits
Program Counter	PC	12
Address Register	AR	12
Instruction Register	IR	16
Data Register	DR	16
Accumulator	AC	16

$$\text{Number of locations} = 4096$$

Number of bits to identify 4096 locations ⇒ 12

→ Number of bits in address bus ⇒ 12
Number " " " data bus = 16

Ques. A computer uses a memory of 256 K words of 32 bit each. A binary instruction code is stored in a one word of memory.

The instruction has four parts

- An indirection bit
- An operation code
- A register part to specify 64 registers and
- An address part

- (i) How many bits are there in the operation code, the register code and address part?
- (ii) Draw the instruction format and indicate the number of bits in each part.
- (iii) How many bits are there in the data and address inputs/bus of memory

Ans Number of words in memory = $256K \Rightarrow 256 \times 1024 \Rightarrow 2^8 \times 2^{10}$
 Size of the word \Rightarrow 32 bit
 Size of the instruction = 32 { because instruction is stored in one word of memory}


No. of Indirection bits $\Rightarrow 1$

Number of register = 64 $\Rightarrow 2^6$

bits to identify 64 registers = 6

Number of bits in address = 18

instruction format Given




$$\text{Number of bits in opcode} = 32 - (1 + 6 + 18) \\ = 7 \text{ bits}$$

(i) Number of bits in opcode = 7

Number of bits in register code = 6

Number of bits in address part = 18

(ii) Format of instruction



(iii) Number of bits in the address input = 18

Number of bits in data input = 32



Ques For 256 instructions and 1024 word memory, find out the number of bits required in each type of instruction.

Four address instruction has

- Opcode
- Reference to operands
- Reference of the next instruction

Ans:

Four address instruction

Opcode	A ₁	A ₂	A ₃	A ₄
--------	----------------	----------------	----------------	----------------

A₁, A₂, A₃ \Rightarrow operand/ Result reference
A₄ \Rightarrow Next instruction reference.

Number of possible instruction = 256

Number of bits in opcode = 8

$$2^8 = 256$$

Number of locations = 1024

Number of bits in address = 10

$$\{ \because 2^{10} = 1024 \}$$

Four address instruction

8 bits opcode	10 Address ₁	10 address ₂	10 A ₃	10 bits A ₄
---------------	-------------------------	-------------------------	-------------------	------------------------

Number of bits in instruction = 48

instruction

opcode	operand1	operand2	- - - -
--------	----------	----------	---------

- if operands are stored in register, then it is called register reference instruction
- if operands are stored in memory, then it is called a memory reference instruction.

Ques: if 16-bit fixed length of instruction is stored in 128 word memory, then find out the number bits in opcode and total number of possible operations in 1 address instruction format and 2 address instruction format.

Ans: One address instruction format.

Number of locations in memory = 128


Number of bits in address to identify 128 location = n

$$2^n = 128$$

$$2^n = 2^7$$

$$\boxed{n = 7}$$


Number of bits in address field = 7



→ Number of bits in opcode = 9

Number of possible operations = $2^9 \Rightarrow 512$

COMMON BUS SYSTEM:



S_2
 S_1
 S_0

AR \Rightarrow Address Register

PC \Rightarrow Program Counter

DR \Rightarrow Data Register

AC \Rightarrow Accumulator

IR \Rightarrow Instruction Register

TR \Rightarrow Temporary Register

INPR \Rightarrow Input Register

OUTR \Rightarrow Output Register

LD \Rightarrow Load

INC \Rightarrow Increment

CLR \Rightarrow Clear

* Instruction cycle:


An instruction cycle consists of an instruction fetch, followed by zero or more operands fetches, followed by zero or more operand stores, followed by an interrupt check (if interrupts are enabled).

→ An instruction cycle includes the following stages/subcycles.

- Fetch
- Execute
- Interrupt


- ① Fetch: Read the next instruction from memory into processor.
- ② Execute: Interpret the opcode and perform the indicated operation
- ③ Interrupt: If interrupts are enabled and an interrupt has occurred, save the current process state and service the interrupt.
- ④ Indirect (additional) only when indirect addressing involved.

After an instruction is fetched, it is examined if any indirect addressing is involved or not. If involved, the required operands are fetched using indirect addressing. Following execution, an interrupt may be triggered before next instruction.



Instruction cycle
(indirect addressing involved)

Instruction cycle State diagram:




The exact sequence of events during an instruction cycle depends on the design of the processor.

Instruction Sub-cycle's Data flow:

Fetch cycle: During fetch cycle, an instruction is read from memory. PC (program counter) contains the address of next instruction to be fetched. This address is moved to MAR and placed on the address bus.

The control unit requests a memory read and the result is placed on the data bus and copied to MBR and moved to IR. And then PC is incremented by 1.




Data flow fetch cycle

Indirect Cycle:

After fetch cycle, control unit checks IR if it contains an operand specifier using indirect addressing, if so an indirect cycle is performed.

→ The right most N bits of MBR, which contains the address reference are transferred to the MAR.
Then control unit requests a memory read, to get the desired address of the operand into the MBR.

Dataflow
indirect
cycle




Interrupt cycle:

If an interrupt has occurred, the current content of PC must be saved so that the processor can resume normal activity after the interrupt.

Thus the content of PC are transferred to the MBR to be written into the memory. The special memory location reserved for this purpose is loaded into MAR from the control unit.

The PC is loaded with the address of the interrupt routine. As a result, the next instruction cycle will begin by fetching the appropriate instruction.




Data flow, interrupt cycle

Flow chart of instruction cycle:

- An programme In basic computer, each instruction cycle consists of the following.
 - 1- Fetch the instruction from memory
 - 2- Decode the instruction
 - 3- Read the effective address from the memory if indirect address
 - 4- Execute the instruction

After step 4, the control goes back to step 1 to fetch, decode and execute the next instruction.
This process continues unless a HALT instruction is encountered



The flowchart represents initial configuration of instruction cycle and shows how the control determines the instruction type after the decoding.

Types of instructions:

Memory Reference Instructions

opcode from 000 to 110 i.e $D_7 = 0$

15	14	13	12	11		0
I	opcode				Address	

Register Reference Instruction

opcode 111 i.e $D_7 = 1, I = 0$

15	14	13	12	11		0
0	1	1	1		Register operation	

Input-output Instruction

opcode 111 i.e $D_7 = 1, I = 1$

15	14	13	12	11		0
1	1	1	1		I/O operation	

Register Reference Instructions

①	CLA	$AC \leftarrow 0$	clear AC	
②	CLE	$E \leftarrow 0$	clear E	$E \Rightarrow$ End carry
③	CMA	$AC \leftarrow \overline{AC}$	complement AC	
④	CME	$E \leftarrow \overline{E}$	complement E	
⑤	CIR	$AC \leftarrow \text{Shr AC}$ $AC(\text{IS}) \leftarrow E$ $E \leftarrow AC(0)$	circulate AC right	

⑥	CIL	$AC \leftarrow \text{shl } AC$ $AC(0) \leftarrow E$ $E \leftarrow AC(15)$	circulate left .
⑦	INC	$AC \leftarrow AC + 1$	increment AC
⑧	SPA	$\text{if } (AC(15) == 0) \text{ then}$ $PC \leftarrow PC + 1$	skip if positive
⑨	SNA	$\text{if } (AC(15) == 1) \text{ then}$ $PC \leftarrow PC + 1$	skip if negative
⑩	SZA	$\text{if } (AC == 0) \text{ then}$ $PC \leftarrow PC + 1$	skip if zero AC zero
⑪	SZE	$\text{if } (E == 0) \text{ then}$ $PC \leftarrow PC + 1$	skip if E zero
⑫	HLT	$S \leftarrow 0$ { S is a start-stop flip flop }	Halt computer

Memory Reference Instructions:

operation Decoder.

①	AND	Do	$AC \leftarrow AC \wedge M[AR]$ D ₀ T ₄ : $DR \leftarrow M[AR]$ D ₀ T ₅ : $AC \leftarrow AC \wedge DR$, SC ₀ = 0
②	ADD	D ₁	D ₁ T ₄ : $DR \leftarrow M[AR]$ D ₁ T ₅ : $AC \leftarrow AC + DR$, $E \leftarrow Cout$, SC ₀ = 0
③	LDA	D ₂	D ₂ T ₄ : $DR \leftarrow M[AR]$ D ₂ T ₅ : $AC \leftarrow DR$, SC ₀ = 0 Load to AC

(4) STA D₃ D_{3 T₄}: M[AR] ← AC, SC ← 0.
↑
store AC

(5) BUN D₄ D_{4 T₄}: PC ← AR, SC ← 0
Branch
unconditionally

(6) BSA D₅ D_{5 T₄}: M[AR] ← PC, AR ← AR + 1
↑ D_{5 T₅}: PC ← AR, SC ← 0
Branch and
Save Return address

(7) ISZ D₆ D_{6 T₄}: DR ← M[AR]
D_{6 T₅}: DR ← DR + 1
D_{6 T₆}: M[AR] ← DR,
if (DR = 0) then PC ← PC + 1
SC ← 0
Increment ZF and
skip if zero

Note that we need seven time signals (T₀ to T₆) to execute
the longest instruction ISZ

Input-Output Instructions


INP	$AC(0-7) \leftarrow INPR$, $FGI \leftarrow 0$	input character
OUT	$OUTR \leftarrow AC(0-7)$ $FGO \leftarrow 0$	output character
SKI	if ($FGI = 1$) then $PC \leftarrow PC + 1$	skip on input flag
SKO	If ($FGO = 1$) then $PC \leftarrow PC + 1$	skip on output flag
ION	$IEN \leftarrow 1$	interrupt enable ON
IOF	$IEN \leftarrow 0$	interrupt enable off

input-output configuration

input-output terminal

Serial communication interface

Computer Register and flip flops



INPR \Rightarrow 8 bit input Register

AC \Rightarrow Accumulator

FGI \Rightarrow 1 bit control flip flop. This flag is set to 1 when new information is available. And, this flag is clear to zero when information is accepted by the computer.

OUTR \Rightarrow output Register (8 bits)

FGO \Rightarrow is 1 bit control flip flop. If FGO is 1 then information from AC is transferred to OUTR. And then FGO is clear to zero.

Instruction codes:-

- * The organization of a computer can be defined by its internal registers, the timing and control structure, and the set of instructions it uses.
- * The internal organization of a digital system is defined by the sequence of microoperations it performs on data stored in its registers.
- A computer instruction is a binary code that specifies a sequence of microoperations for the computer.
- Instruction codes together with the data are stored in memory. (call stored program concept)
The computer reads each instruction from memory. The control then interprets the binary code of instruction and proceeds to execute it by using a sequence of microoperations. Every computer has its own unique instruction set.
- Instruction code is a group of bits that instructs the computer to perform a specific operation. It is usually divided into ~~two~~ parts
- operation code: operation code part of an instruction is a group of bits that define operations such as add, subtract, shift, complement or increment etc.


The number of bits in opcode = n

will depend on the number of operations ~~in~~ in computer

$$2^n \Rightarrow \text{number of operations}$$

Control Unit:

control unit generates control signals. control signals provide control inputs for the multiplexers in the common bus, control inputs in processor registers, and microoperations for the accumulator.



→ Components of control unit are

- ① → Two decoders
- ② → One sequence
- ③ → control logic gates.

- An instruction is read from memory and placed in the IR register.
- In control unit the IR is divided into three parts
 - I bit (Indirect bit)
 - the operation code bit (12-14)
 - ~~the~~ bit 0 to 11
- The operation code bits are decoded by a 3×8 decoder as outputs D₀ to D₇.
- Bit 15 is transferred to a flip flop I.
- Bits 0 through 11 are applied to the control logic gates.
- The 4-bit sequence counter can count in binary from 0 to 15. The outputs of counter are decoded into 16 timing signals ~~to~~ T₀ to T₁₅

The sequence counter SC can be incremented or cleared. Most of the time, the counter is incremented to provide the sequence of timing signals. Once in awhile, the counter is cleared to zero, causing the next active timing signal to be T₀.


Example consider a case where SC is incremented to provide the signals strobe T₀, T₁, T₂, T₃ and T₄ in sequence. At the time of T₄, SC is cleared to 0 if decoder output D₃ is active. This is expressed symbolically.

$$D_3 T_4 : SC \leftarrow 0$$

Micro operation

→ The execution of an instruction involves the execution of a sequence of substeps, generally called cycles.
For example, an execution may consist of fetch, indirect, execute and interrupt cycles. Each cycle is in turn made up of a sequence of more fundamental operations called microoperations.

A single microoperation generally involves a transfer between registers, transfer between a register and an external bus or a simple ALU operation



Ques: what is difference between operation (macro operation) and micro-operation .

Ans: An operation is the part of instruction. An operation is a binary code that tells the computer to perform the specific task or operation.

The control unit receives the instruction from memory and interprets the operation code bits. It then issues a sequence of control signals to initiate micro operations in internal computer registers.


For every operation code , the control issues a sequence of micro operations. For this reason, an operation code is sometimes called a macro operation because it specifies a set of micro operations.

Hardwired and Microprogrammed control:

- There are two types of control organization. A control unit can be implemented using two techniques:
 - Hardwired control unit
 - Microprogrammed control unit

Hardwired control:

- In hardwired organization, the control unit is implemented with gates, flip flops, decoders and other digital circuits.
- When the control signals are generated by the hardware using conventional logic design techniques, the control unit said to be hardwired.



- Hardwired control unit uses a fixed logic to interpret an instruction and generate appropriate signals.

Microprogrammed control

A micro-programmed control unit is implemented using programming approach.

- The control unit initiates a series of sequential microoperations. The control variables can be represented by a string of 1's and 0's called a control word.

A microprogrammed control unit is a control unit whose binary control variables are stored in memory

control memory:

A memory that is part of control unit is called control memory. Control memory is the storage in the microprogrammed control unit to store the micro program.

micro-instruction:

Each word in control ~~as~~ memory contains a micro instruction. A micro instruction specifies one or more micro operations for the system.

micro program:


A sequence of micro instructions constitutes a ~~micro opera~~ micro program.

Microcode:

A logically coherent portion of micro program is called micro-code.


A micro instruction can cause execution of one or more micro operations and a sequence of microinstruction (micro program) can cause the execution of an instruction.

Microprogrammed control organization



- The control memory is assumed to be a ROM, within which all control information is permanently stored.
- The control address register specifies the address of the microinstruction and control data register holds the microinstruction read from memory.
- The microinstruction contains a control word that specifies one or more micro operations for the processor. Once these operations are executed, the control must determine the next address.
- The location of the next micro instruction may be the one next in the sequence or it may be located somewhere else in the control memory.
- The next address generator is sometimes called a micro program sequencer as it determines the address sequence that is read from the control memory.

Organization of Control Memory:




Jump to 'intemu'

This shows control words or microinstruction arranged in control memory. The microinstruction in each routine are to be executed sequentially. Each routine ends with a branch or jump instruction indicating where to go next.

Microinstruction Format :

Example:




→ F1, F2, F3 → specify micro operations
each F defines seven distinct micro operations
None for zero (000)
Different operations for (1 to 6)

- CD ⇒ Field selects status bit conditions
- BR ⇒ field specifies the type of branch to be used
- AD ⇒ This field contains a branch address. ~~The~~ The size of this field depends on the control memory size.
Here AD has 7 bits that means $\Rightarrow 2^7$ words
in control memory.


Horizontal Microprogrammed Control unit:

- The control signals are represented in decoded binary format that is 1 bit per one control signal.
- If 53 control signals are present in the processor then 53 bits are required.
- More than 1 control signal can be enabled at a time.
- It supports longer control word.



- It requires no additional hardware (decoders).
- It is faster than Vertical microprogrammed.

Vertical Microprogrammed control unit:



- The control signals are represented in the encoded binary format.

- For N control signals $\log_2 N$ bits are required.
- It supports shorter control words.
- It requires an additional hardware (decoders) to generate control signals.
- It is slower than horizontal microprogrammed.

Ques: suppose there are 64 signal control signals in the system and ~~some~~ 1024 word control memory then find out the size of microinstructions horizontal and vertical both.

Horizontal :- 64 bits for 64 control signals
 - Address bits $\Rightarrow 10$ because $words = 1024 = 2^{10}$

control signal bits	Address bits
64	10

$\Rightarrow 74$ bits

vertical :- control signals $= 64 \Rightarrow 2^6$
 Number of bits for control signals $= 6$.
 Address bits $\Rightarrow 10$. because $1024 \Rightarrow 2^{10}$.

control signal bits	Address bits
6	10

$\Rightarrow 16$ bits

Ques: consider a Microprogrammed CU, where 1024 word control memory is used. The CU has to support 50 control signals and 16 flag conditions.

- How many bits required in control word.
- what is the size of control memory

Ans:

Format of control word or microinstruction

control signals	condition flags	Address
bits	bits	bits

Horizontal microprogramming:

size of control word or microinstruction $\Rightarrow [50 \mid 4 \mid 10] \Rightarrow 64$

Number of bits for control signals $\Rightarrow 50$ (bit per control signal)

Number of bits for flags $\Rightarrow 4$ because $16 \Rightarrow 2^4$

Number of address bits $\Rightarrow 10$ because $1024 = 2^{10}$.

The size of each control word $\Rightarrow 64$ bit.

control memory has words $\Rightarrow 1024$

Size of control memory $= 1024 \times 64$ bits
 $\Rightarrow 1\text{KB} \times 8B$

$\Rightarrow 8\text{KB}$

Vertical Microprogramming:

control signal bits $\Rightarrow 6$ because

control signals $\Rightarrow 50$

flag bits $\Rightarrow 4$

Address bits $\Rightarrow 10$

size of control word $\Rightarrow 20$ bits $\Rightarrow (6+4+10)$

size of control memory $\Rightarrow 20 \times 1024$

→ Micro program Sequencer:

- The next address generator is sometimes called a microprogram sequencer, as it determines the address sequence that is read from control memory.
- Typical functions of a microprogram sequencer are:
 - Incrementing the control address register by one.
 - Loading into the control register an address from control memory
 - Transferring an external address
 - Loading an initial address to start the control operations.

→ Address Sequencing:


- Microinstructions are stored in control memory in groups, with each group specifying a routine.
- Each computer instruction has its own microprogram routine in control memory to generate the microoperations that execute the instruction
- Steps that the control must undergo during the executing of a single computer instruction.
 - An initial address is loaded into the control register address register when power is turned on in the computer
 - This address is usually the address of the first microinstruction that activates the instruction fetch routine.

→ The control unit must go through the routine that determines the effective address of the operand.

→ The next step is to generate the micro operations that execute the instruction fetched from the memory.

Transformation from the instruction code bits to an address in control memory where the routine is located is referred to as mapping process

- Address sequencing capabilities required in a control memory are:
 - Incrementing the CAR
 - Unconditional branch or conditional branch, depending on status bit conditions
 - Mapping process from the bits of the instruction to an address for control memory.
 - A facility for subroutine call or return.
- The micro-instruction contains
 - a set of bits to initiate microoperations in control registers.
 - other bits to specify the method by which the next address is obtained.



microprogram sequences for control memory

Explanation:

- The first multiplexer selects an address from one of four sources (incremented External, from micro instruction or SBR) and routes it into CAR.
- The second multiplexer tests the value of a selected status bit and the result of test is applied to input logic.
- SBR \Rightarrow SubRoutine Register

CD field of microinstruction selects one of the status bits in the second multiplexer.

CD	condition	Symbol	
00	always = 1	U	unconditional branch
01		I	Indirection bit
10		S	signbit
11		Z	Zero value in AC

BR \Rightarrow Branch type.

00	JMP
01	CALL
10	RET
11	MAP

Input logic design \Rightarrow

$$S_1 = I_1$$

$$S_0 = I_1 \cdot I_0 + \bar{I}_1 T$$

$$L = \bar{I}_1 I_0 T$$

Reduced Instruction Set Computer (RISC)

The concept of RISC architecture involves an attempt to reduce execution time by simplifying the instruction set.

Characteristics of RISC Processors:

- Relatively few instructions
- Relatively few addressing modes
- Memory access limited to load and store instructions
- All operations done within the register of CPU
- Fixed length, easily decoded instruction format
- Single cycle instruction execution
- Hardwired rather than microprogrammed.
- Simple load and store operations for memory access.

Complex Instruction Set Computers (CISC)


The essential goal of CISC architecture is to provide a single machine instruction for each statement that is written in high level language.

Characteristics of CISC architecture:

- A large number of instructions (from 100 to 250 typically)
- Some instructions that perform specialized tasks and are used infrequently.
- A large variety of addressing modes — typically from 5 to 20 different modes.
- Variable length instruction formats.
- Instructions that manipulate operands in memory.

Pipelining:

- Pipelining is an implementation technique whereby the multiple instructions are overlapped in execution.
- Pipeline processing is an implementation technique where arithmetic suboperations or the phases of a computer instruction cycle overlap in the execution.
- Pipeline is divided into stages or segments and these stages are connected with one another to form a pipe like structure. Instructions enter from one end and exit from another end.
- Pipeline increases the overall instruction throughput.
- In pipeline system, each segment consists of an input register followed by a combinational circuit. The register is used to hold data and combinational circuit performs operations on it. The output of the next segment's combinational circuit is applied to the input register of the next segment.



Types of pipeline:

- Arithmetic Pipeline
- Instruction Pipeline

Arithmetic pipeline:

- found in very high speed computers
- Arithmetic suboperations overlapping
- used to implement floating point operations, multiplication of fixed point numbers etc.

Instruction pipeline:

- In this a stream of instructions can be executed by overlapping fetch, decode and execute phases of an instruction cycle.
- increases throughput of the system

Advantages of pipelining:

- The cycle time of processor is reduced.
- It increases throughput of the system.
- It makes system reliable.

Disadvantages of pipelining

- The design of a pipelined processor is complex and costly to manufacture.
- Instruction latency is more.

Example for pipeline organization

- Example of performing combined multiply and add operations with a stream of numbers.

$$A_i \cdot B_i + C_i \quad \text{for } i = 1, 2, 3, \dots, 7.$$

Each suboperation is to be implemented in a segment with a pipeline.


Suboperations

$$R_1 \leftarrow A_i \quad R_2 \leftarrow B_i$$

$$R_3 \leftarrow A_i \cdot B_i \quad R_4 \leftarrow C_i$$

$$R_5 \leftarrow R_3 + R_4$$

The five registers are loaded with new data every clock pulse.



Clockpulse	Segment 1		Segment 2		Segment 3	
	R1	R2	R3	R4	R5	
1	A ₁	B ₁				-
2	A ₂	B ₂		A ₁ *B ₁ , C ₁		-
3	A ₃	B ₃		A ₂ *B ₂ , C ₂		A ₁ *B ₁ +C ₁
4	A ₄	B ₄		A ₃ *B ₃ , C ₃		A ₂ *B ₂ +C ₂
5	A ₅	B ₅		A ₄ *B ₄ , C ₄		A ₃ *B ₃ +C ₃
	⋮	⋮	⋮	⋮	⋮	⋮
			so on.			

General Considerations :

- ⇒ some applications need to repeat the same task many times with different sets of data.
- ⇒ The operands pass through all the segments in a fixed sequence. Each segment consists of a combinational circuit S_i that performs a suboperation over the data stream flowing through the pipe.
- ⇒ The segments are separated by registers R_i that hold the intermediate results between the stages.
- ⇒ Information flows between adjacent stages under the control of a common clock pulse applied to all registers simultaneously.

Task: a task as the total operation performed going through all the segments in the pipeline.

Space-time diagram: (For four pipeline stages)

- ⇒ shows the segment utilization as a function of time.

	1	2	3	4	5	6	7	8	9	→ clock cycle
Segment 1	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆				
Segment 2	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆				
Segment 3		T ₁	T ₂	T ₃	T ₄	T ₅	T ₆			
Segment 4			T ₁	T ₂	T ₃	T ₄	T ₅	T ₆		

Assumed Number of task = 6

Instruction Pipeline


⇒ The phases of a computer instruction cycle overlap in the execution.

Instruction cycle ⇒ 5 phases.

- FI — Fetch instruction
- DI — Decode instruction
- FO — Fetch operands
- EO — Execute operation
- WR — Write result.

Suppose there are three instructions to execute I_i, I_{i+1}, I_{i+2}

Instruction execution in nonpipeline architecture



Number of cycles to complete 3 tasks $\Rightarrow 3 \times$ cycle to complete 1 task.

$$\begin{aligned} &\Rightarrow 3 \times 5 \\ &= \cancel{15} \end{aligned}$$

Time to execute 3 tasks $\Rightarrow 3 \times t_n$
 $= 3 \times$ time to execute or complete one task


Instruction execution in pipeline architecture

	1	2	3	4	5	6	7	\Rightarrow clock cycles
I_i	FI	DI	FO	EO	WR			
I_{i+1}	FI	DI	FO	EO	WR			
I_{i+2}	FI	DI	FO	EO	WR			

Number of cycle required to complete n tasks in k -stage pipeline = $k+n-1$

$n=3$ (3 instructions)
 $k=5$ (5 stages of instruction cycle)

$$\text{cycles} \Rightarrow 3 + 5 - 1$$



$t_p \Rightarrow$ time taken by a segment or phase.

$t_m \Rightarrow$ time taken by combination circuit of segment.

$t_d \Rightarrow$ propagation delay of register.

$$t_p = \max \left(t_i^k \right) + t_d$$

$$t_p = \max \text{time taken by any segment} + \text{Register delay}$$

5-segment pipeline

Formulas:

(or phases).

consider k -segment pipeline \Rightarrow means Number of segments $\Rightarrow k$
Number of tasks to be executed = n

Clock cycle time = t_p ~~duration~~

Time taken by task 1 to complete $\Rightarrow k \cdot t_p$

The remaining $(n-1)$ tasks, time equal to $(n-1) \cdot t_p$

$$\begin{aligned} \text{The time taken by } n \text{ tasks using } k\text{-segment pipeline} \\ &= k t_p + (n-1) t_p \\ &= [k + (n-1)] \cdot t_p \end{aligned}$$

$$\begin{aligned} \text{Number of cycles by } n \text{ tasks using } k\text{-segment pipeline} \\ \Rightarrow k + (n-1) \end{aligned}$$

Consider a non-pipeline unit that performs the same task and takes a time equal to t_n to complete each task.
then time required to complete n tasks. $\Rightarrow n t_n$

$$\text{Speedup ratio } S = \frac{\text{time taken by non-pipeline}}{\text{time taken by pipeline system}}$$

As the number of tasks increases n becomes much larger than $k-1$, and $k+n-1$ approaches the value of n
under this condition the speedup \Rightarrow

$$S = \frac{t_n}{t_p}$$

we assume that the time it takes to process a task is the same in the pipeline and non-pipeline circuit, we will have

$$t_n = k t_p \Rightarrow$$

Including this assumption the speedup reduces to

$$S = \frac{k t_p}{t_p} = k$$

This shows that theoretical maximum speedup that a pipeline can provide is k (number of segment in pipeline)

$$\text{Frequency} = \frac{1}{t_p}$$

$$\text{Throughput } H_K = \frac{n}{(k+n-1) t_p} \quad \text{or} \quad \frac{n_f}{(K+n-1)}$$

Throughput: The number of tasks performed per time unit

$$\text{Efficiency} = \frac{S_K}{K}$$

Latency: The number of time units (clock cycle) between two initiations of a pipeline is the latency between them.

Collision: Any attempt by two or more initiations to use the same pipeline stage at the same time will cause a collision.

Forbidden latencies:- that will cause collision

Permissible latencies:- that will not cause collision

Reservation Table: A reservation table is a two-dimensional table
Row \Rightarrow pipeline stage or processing element
Column \Rightarrow represents cycles in the execution of a task
An X is placed in the entries corresponding to the stages required by the task during that cycle.

\Rightarrow Forbidden latencies \Rightarrow distance between two X (check marks) in the same row of the reservation table.

	1	2	3	4	5	6	
S ₁	X					X	
S ₂		X		X		.	
S ₃		X			X		

$\Rightarrow 1, 6 \quad 6-1 = 5$
 $\Rightarrow 2, 4 \quad 4-2 = 2$
 $\Rightarrow 3, 5 \quad 5-3 = 2$

$$\text{Forbidden latencies} = \{2, 5\}$$

$$\text{Permissible latencies} = \{1, 3, 4\}$$

- if reservation table has n columns, the maximum forbidden latency is $m \leq (n-1)$
- permissible latency p will satisfy $1 \leq p \leq m-1$

collision vector collision vector is an m -bit vector
 $m = \text{maximum forbidden latency}$

$$C = C_m C_{m-1} \dots C_2 C_1$$

$C_i = 1$ if latency i is a forbidden latency.

$C_i = 0$ otherwise

Previous Example Forbidden latencies = {2, 5}

$$C = C_5 C_4 C_3 C_2 C_1$$


$$\begin{matrix} 1 & 0 & 0 & 1 & 0 \end{matrix}$$

state Diagram:

From collision vector, we can construct a specifying the permissible state transitions among the successive iterations

⇒ collision vector forms the initial state

⇒ The next state at time $t+p$ is obtained by shifting the present state p -bits to the right and ORing with the initial collision vector.



5+ means 5 or more than 5 bits shift

Latency Sequence: A latency sequence is a sequence of permissible non forbidden latencies between successive task initiations.

Latency Cycle: A latency cycle is a latency sequence which repeats the same subsequence (cycle) indefinitely.

constant cycle: - A constant cycle is a latency cycle which contains only one latency value.

simple cycle: A simple cycle is a latency cycle in which each state appears only once.

Greedy cycle: Some of the simple cycles are greedy cycles. A greedy cycle is one whose edges are all made with the minimum latencies from their respective starting states. Greedy cycles are formed only using outgoing edges with minimum latencies.

Suppose state

1 1 1 1 0 1 0

minimum latency (permissible) = 1

1 0 1 0 1 1 0 1

min latency $\Rightarrow 2$

1 1 0 1 0 1 0 1 1

min latency = 3

Note

Minimum latency respect to state is marked with * in state diagram.

- when number of shifts is $m+1$ or greater, all transitions are redirected back to the initial state

Ques: How to draw state diagram

collision vector $10010 \Rightarrow$ forms initial state
it has permissible latency $\Rightarrow 1, 3, 4$

initial state 10010

case 1 \Rightarrow

10010
 \downarrow 1 shift Right


$$\begin{array}{r} 01001 \\ 10010 \text{ ORing} \\ \hline 11011 \text{ next state} \end{array}$$

- ① do shifts 1, 3, or 4
- ② ORing with CV

case 3 \Rightarrow

$$\begin{array}{l} 10010 - CV \\ 00010 - 3 \text{ shift Right} \\ 10010 - CV \text{ (ORing)} \\ \hline 10010 - \text{next state} \end{array}$$

case 4 \Rightarrow

$$\begin{array}{l} 10010 \\ 00001 - 4\text{-shift Right} \\ 10010 \\ \hline 10011 - \text{next state} \end{array}$$


State \Rightarrow 11011

case 3 shift of 3.

$$\begin{array}{r}
 00011 \Rightarrow \text{shift of 3.} \\
 10010 \Rightarrow \text{CV} \\
 \hline
 10011 \Rightarrow \text{ORing} \Rightarrow \text{nextstate (already present state)}
 \end{array}$$

State : 10011

~~shift~~ Permissible latency \Rightarrow 3, 4.


case 3:- shift of 3

$$\begin{array}{r}
 10011 \xrightarrow{\text{3 shifts Right}} \\
 00010 \\
 10010 \quad \text{ORing} \\
 \hline
 10010
 \end{array}$$

case 4: shift of 4

$$\begin{array}{r}
 10011 \xrightarrow{\text{4 shifts Right}} \\
 00001 \\
 10010 \quad \text{ORing} \\
 \hline
 10011
 \end{array}$$

complete state diagram



Simple cycle:

(3), (5), (1,5), (2,4,3), (1,3,5)(4,3), (4,5) and so on.

Constant cycle:

(3), (5)

Greedy cycles: Examples \Rightarrow (1,5), (3,4)

MAL Minimum Average Latency

Simple cycles: Average latency

$$\begin{array}{ll} 3 & 3 \\ 5 & 5 \\ (1,5) & \frac{1+5}{2} = 3 \end{array} \quad \text{So } \text{MAL} = 3$$

$$(1,3,5) \quad \frac{1+3+5}{3} = 3$$

$$(4,3) \quad \frac{4+3}{2} = 3.5$$

Throughput = $\frac{1}{\text{MAL}} = \frac{1}{3} \Rightarrow 16.67$ million operations per second.

Throughput = if minimum constant cycle used.
minimum constant cycle = 3.

Throughput = $\frac{1}{3}$ MOPS.

Reservation Table for Function X:

Question

	1	2	3	4	5	6	7	8
S_1	X					X		X
S_2		X		X				
S_3			X		X		X	


Forbidden latencies
 $\Rightarrow 2, 4, 5, 7$

Reservation Table for function Y:

	1	2	3	4	5	6
S_1	Y				Y	
S_2			Y			
S_3		Y		Y		Y

Forbidden latencies
 $\Rightarrow 2, 4$.

- \Rightarrow if reservation table has n columns the maximum forbidden latency is $m \leq (n-1)$
- \Rightarrow permissible latency p will satisfy $1 \leq p \leq m-1$



possible cycles $\Rightarrow (1, 8)$
 (3)
 (6)

$$MAL = 3.$$

Average latency

$$\frac{1+8}{2} \Rightarrow 4.5$$

$$\Rightarrow 3$$

$$\Rightarrow 6$$

$(1, 5) \Rightarrow$	3.0
3	3.0
$(3, 5) \Rightarrow$	4.0
MAL \Rightarrow	<u>3</u> .