


# Arithmetic and Logic Unit Design.

Describe the Sequential Arithmetic & Logic Unit (ALU) using block diagram.



1. with the aid of Multiplexer, we may Combine arithmetic & logic circuit to Create arithmetic & logic unit
2. when the mode select line  $S_2 = 0$ , this ALU acts as an arithmetic circuit, so the output of arithmetic circuit is transferred as final op.
3. otherwise  $S_2 = 1$ , the output of logic circuit is transferred.
4. Based on the Mode Select  $S_2$  & input Carry we can increase or decrease the number of arithmetic & logic operations.  
when  $S_2 = 0$ , the ALU performs arithmetic operation & when  $S_2 = 1$ , the ALU performs logic operation. (with  $C_{in} = 0$ )

- Q. We know that the Carry i/p is not required in logic circuits.
7. When logic operation is selected ( $S_2 = 1$ ) the Carry input must be Zero.
8. This gives us the output sum in full adder circuit as.

$$Y_i = A_i \oplus B_i \oplus C_i$$

$$C_i = 0$$

$$Y_i = A_i \oplus B_i$$

Q. Explain Booth's Algorithm in details.


Q. Show step by step the multiplication process using Booth's algorithm when (+15) & (-13) numbers are multiplied.

→ Assume 5-bit registers that hold signed No.


$$\begin{array}{lcl} 15 & \rightarrow & 01111 \\ 13 & & 10011 \end{array}$$

Q. Show the Contents of E A Q SC during the process of multiplication of two binary No. 10101 (multiplier). The sign are not included.


11111 (multiplicand)




ALU is digital circuit used to perform arithmetic & logic operations. It represents the fundamental building block of CPU.



All information in Computer is stored in the form of 0 and 1 Integer operand.



Instruction format



The opcode part of the instruction format defines the operation to be performed.

Mode  $\rightarrow$  Addressing Mode is

The data can be stored in the mem of a computer or it can be located in the register of CPU

Carry Look Ahead Adder  $\rightarrow$

The ~~carry~~ <sup>adder</sup> produce carry propagation delay while performing other arithmetic operation like multiplication & division as it uses several addition or subtraction steps.

This is major problem for the adder & hence improving the speed of all arithmetic operation.


$\rightarrow$  To overcome the carry propagation delay one widely approach is employ a carry-look ahead which solves the problem by calculating the carry signal in advance.

Here carry signal will be generated in two cases

$\rightarrow$  Input bit A & B are 1.

$\rightarrow$  when one of the two bits is 1 & the carry-in is 1.





In Ripple Carry adders, for each block, the two bits that are to be added are available instantly.

→ However, each block waits to carry to arrive from its previous block, so it is not possible to generate the sum & carry of any block until the input carry is known.

→  $i$ th block waits for the  $(i-1)$ th block to produce its carry.

Propagation time is equal to the propagation delay of each adder block, multiplied by the no. of adder blocks in the circuit.


$$\text{Propagation time} = \text{Propagation delay} \times \text{No. of adder blocks.}$$

e.g

$$20 \times 3 = 60 \text{ nanoseconds.}$$

→ Carry look ahead reduces the propagation delay by introducing more complex h/w.

# Block Diagram →



The Carry output Boolean Function of each stage in 4 stage Carry look-ahead adder is

$$C_1 = G_0 + P_0 C_{in}$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{in}$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 +$$


$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{in} \quad d)$$

Propagation delay is reduced.

Provide fastest addition logic

- It gets complicated as No. of Variable increase.
- Costlier as it involves more hardware.

# Algorithm in Signed Magnitude



A	B	C	C+1	Condition
0	0	0	0	No
0	0	1	0	Carry
0	1	0	0	generate
0	1	1	1	No Carry
1	0	0	0	Propagate
1	0	1	1	
1	1	0	1	Carry
1	1	1	1	generate

We define two Variable

Carry generate  $G_i$  & Carry propagate?

$P_i = A_i \oplus B_i$

$G_i = A_i B_i$

$S_i = P_i \oplus C_i$

$C_{i+1} = G_i + P_i C_i$

The sum output and carry output can be expressed in terms of carry generate  $G_i$  &  $P_i$



# Multiplication Algorithm in Signed Magnitude Representation.

Multiplication of two fixed point binary number in signed magnitude representation is done with process of successive shift & add operation

In multiplication process, we are considering successive bits of the multiplier, least significant bit first.

10111 (Multiplicand)  
10011 Multiplier

10111  
10111  
00000  
10111  
011011010 (Product)


→ If the multiplier bit is 1, the multiplicand is copied down else 0's are copied down.

→ The no. copies down in successive lines are shifted one position to the left from the previous no.

→ Final No. are added & their sum form the product.

→ The sign of the product is determined from the sign of multiplicand & multiplier. If they are alike, sign of the product is positive else Negative.


## Hardware Implementation $\rightarrow$



1. Registers: Two registers B and Q are used respectively to store multiplicand & Multiplier. Register A is used to store partial product during multiplication. SC is used to store no. of bits in the multiplier.
2. Flip-Flop  $\rightarrow$  To store sign bit of registers we required three flip-flops (A Sign, B Sign & Q Sign). flip-flop E is store carry bit generated during partial product addition.
3. Complement & Parallel adder: This h/w unit is used in calculating partial product i.e perform addition required.

# Booth's Multiplication Algo

that allows us to multiply two signed binary integers in 2's Complement, i.e.  
 → Also used the speed up performance of the multiplication process.




# Flowchart of Multiplication Algorithm


Multiply operation

Multiplicand in B  
Multiplier in Q

$A_s (\text{sign of } A) = Q_s (\text{sign of } Q) \text{ XOR } B_s (\text{sign of } B)$   
 $A = 0$   
 $E = 0$   
Sequence Counter (SC) =  $n$  (number of bits in  $Q$ )



# Booth's Algorithm



Multiplication of two signed No.

$Q_3 Q_2 Q_1 Q_0 \mid Q_{n-1}$

A

Q

$Q_{n-1}$

1) 
$$\begin{array}{r} 0000 \\ \leftarrow 1001 \\ \hline 1100 \end{array}$$

2) 
$$\begin{array}{r} 0011 \\ 0011 \\ \hline 1001 \end{array}$$

$$\begin{array}{r} 168421 = 21 \\ 10101 \end{array}$$

Ex  $7 \times 3 = 21$   
 $0111 \times 0011 =$   
 M Q

operation

$$\begin{array}{r} 0111 \\ 1000 \\ \hline 1001 \end{array}$$

$A - M = A + 2^1 M$   
 $0000 + 1001 = 1001$   
 RS



1100      1001      1  
 ③ 1110      0100      1  
     6101      0100      1  
 ④ 0010      1010      0  
     0001      0101      0

168421  
10100

Shift operation

$A + M = A \rightarrow$

1110  
 0111  
 10101

RS

RS

$= 21$

$N = 0$

Ex 2

$-5 \times 4 = 20$

$-5 = 1011 = B$

Operation.

Initial

RS

RS

$A = A - M$

RS

$A = A + M$

	A	Q	Q <sub>n-1</sub>
	0000	0100	0
①	0000	0010	0
②	0000	0001	0
③	0101	0001	0
	1010	1000	1
	0101	0	

0000  
 1011  
 0100  
 1011

1010  
 1011  
 10101  
 0000  
 0001  
 0010  
 0100

Multiplicand (B) = 1011

$-10 \times -4$

$-5$

168421  
 5 0101  
 1000  
 1010  
 10100

1010  
 1  
 1011  
 1011  
 1110

11  
 0111  
 168421  
 1010  
 0101  
 0110  
 0100  
 1011  
 1100

# Division (Restoring and Non-Restoring)

Division

Divisor  $\rightarrow 12 \overline{) 169}$

$$\begin{array}{r} 14 \\ -12 \\ \hline 49 \\ -48 \\ \hline 1 \end{array}$$

Remainder

Division is More Complicated than Multiplication


0000110  $\rightarrow$  Quotient

1100  $\leftarrow$  Dividend

$$\begin{array}{r} 0000110 \\ 1100 \overline{) 1010100} \\ -1100 \\ \hline 010010 \\ -1100 \\ \hline 1100 \\ -1100 \\ \hline 00001 \\ -0000 \\ \hline 0001 \end{array}$$

12 = 1100

169 = 10101001



## Restoring Division (Hardware Implementation)


There are three Register A, B & Q

In Q Register, we are used to store dividend


In B Register, \_\_\_\_\_ divisor

In A Register, \_\_\_\_\_ Remainder

Remainder is in A register & Quotient is.



## Flowchart




$$\begin{aligned} \text{Dividend} &= 1010 = A \\ \text{Divisor} &= 0011 = B \\ -B &= \bar{B} + 1 = 1110 \end{aligned}$$

operation

	A	Q	
Initialize	00000	1010	
Shift left	00001	010□	} 1 <sup>st</sup>
A - B	00001 11101 ----- 11110		
Restore A + B	+ 00001 00001	010□	
	00001		
Shift left	00010	100□	} 2 <sup>nd</sup>
A - B	00010 11101 ----- 11111		
Restore A + B	11111 00011 ----- 00010	100□	
	00010		
Shift left	00101	000□	} 3 <sup>rd</sup>
A - B	00101 11101 ----- 00010		
	00010	000□	
	00100	001□	
Shift left	00100	001□	} 4 <sup>th</sup>
A - B	00100 11101 ----- 00001		
	00001	001□	
	00000	0011	
	Remainder	Quotient	

# Non-Restoring Division Method.





Example

(Non-Restoring.)

Dividend = 1011  $\rightarrow Q$

Divisor = 0101 =  $\frac{B}{B+1} = 1101$

Operation  
Initialize

A  
00000

Q  
1011

Shift  
A-B

00001  
+ 00001  
11011  
11100

011□

011□

1<sup>st</sup>

Shift  
A+B

11000  
11000  
01000  
00101  
11101

110□

110□

2<sup>nd</sup>

Shift  
A+B

11011  
11011  
00101

100□

100□

3<sup>rd</sup>

Shift  
A-B

⊗ 00000  
00001  
+ 00001  
11011  
11100  
A

001□

001□

Now Count is 0  
& A < 0 A is -  
negative

A+B


11100  
00101  
⊗ 00001  
Remainder

0010

Quotient

# IEEE Standard for floating-point Numbers

a) Single Precision



32-bit


Sign of Number

0 signifies +  
1 signifies -

8 bit signed exponent in excess - 127 representation

23 bit Mantissa fraction

b) Double Precision



64-bit

Sign

11-bit excess 1023 - exponent

52-bit Mantissa fraction.


eg  $(28.125)_{10}$

$11100.001$

$1.1100001 \times 2^4$

$E' = E + 127 = 4 + 127 = 131 = 10000011$

$S = 0$




Single Precision

In Double

$E' = E + 1023$


$4 + 1023 = 1027 = 10000000011$



# Floating Point Arithmetic: Add & Subtract

Steps to add/subtract two floating point numbers:-

1. Compare the magnitudes of the two exponents & make suitable alignment to the no. with the smaller magnitude of exponent.
2. Perform the addition/subtraction.
3. Perform Normalization by shifting the resulting mantissa & adjusting the resulting exponent.



Example → Add  $1.1100 \times 2^4$  &  $1.100 \times 2^2$   
 Alignment:-  $1.1000 \times 2^2$  has to be aligned to  $0.0110 \times 2^4$   
 Addition → Add two No.