


Carry Look Ahead Adder

- * A digital computer must contain circuits to perform arithmetic operations like addition, subtraction, multiplication, and division.
- * Among these, addition and subtraction are the basic operations whereas multiplication and division are the repeated addition and subtraction respectively.
- * To perform these operations "Adder circuits" are implemented using basic logic gates.
- * Adder circuits are of various types like Half-adder, Full adder, Ripple carry Adder and Carry Look-Ahead Adder.
- * Carry Look-Ahead Adder is the fastest adder circuit.
- * It reduces the propagation delay, which occurs during addition.
- * It uses more complex hardware circuitry.
- * It is designed by transforming the ripple-carry Adder circuit such that the carry logic of the adder is changed into two-level logic.



4-bit Ripple Carry Adder

- * In this circuit the sum S_n can be produced as soon as the inputs A_n and B_n are given but carry C_n cannot be computed until the carry bit C_{n-1} is applied. Whereas C_n depends on C_{n-1} .
- * Therefore to produce final steady-state results, carry must propagate through all the states.
- * This increases the carry propagation delay of the circuit.
- * The propagation delay of the adder is calculated as "the propagation delay of each gate times the no. of stages in the circuit".
- * For the computation of a large no. of bits, more stages have to be added, which makes the delay much worse.
- * Therefore, to solve this situation carry look ahead adder was introduced.

A	B	C_i	Carry
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Truth Table of Look Ahead Adder

$A \cdot B \rightarrow$ Generation carry

$[A \oplus B] \cdot C \rightarrow$ Carry propagation

$$C_0 = A \cdot B + [A \oplus B] \cdot C$$

$$C_{i+1} = A_i B_i + C_i [A_i \oplus B_i] \quad \text{--- (1)}$$

From here, we can write:-

$$C_1 = C_0 (A_0 \oplus B_0) + A_0 B_0$$

$$C_2 = C_1 (A_1 \oplus B_1) + A_1 B_1$$

$$C_3 = C_2 (A_2 \oplus B_2) + A_2 B_2$$

$$C_4 = C_3 (A_3 \oplus B_3) + A_3 B_3$$

$$G_i = A_i B_i$$

$$P_i = A_i \oplus B_i$$

where,

* G_i :- Carry Generator (which produces the carry when both A_i , B_i are one regardless of the input carry).

* P_i :- Carry Propagator (it is associated with the propagation of carry from C_i to C_{i+1})

* The sum output and carry output can be expressed as :-

$$\begin{array}{|l} S_i = A_i \oplus B_i \oplus C_i = P_i \oplus C_i \\ C_{i+1} = G_i + P_i C_i \end{array} \quad \text{--- (2)}$$

Therefore, the carry bits C_1, C_2, C_3 and C_4 can be calculated as:-

$$C_1 = C_0 \cdot P_0 + G_0$$

$$C_2 = C_1 \cdot P_1 + G_1 = (C_0 \cdot P_0 + G_0) \cdot P_1 + G_1 \quad \text{--- (3)}$$

$$C_3 = C_2 \cdot P_2 + G_2 = [(C_0 \cdot P_0 + G_0) \cdot P_1 + G_1] \cdot P_2 + G_2 \quad \text{--- (4)}$$

$$C_4 = C_3 \cdot P_3 + G_3 = C_0 \cdot P_0 \cdot P_1 \cdot P_2 \cdot P_3 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + G_0 \cdot P_3 \cdot P_2 \cdot G_1 + G_1 \cdot P_3 + G_2 \cdot P_3 + G_3 \quad \text{--- (5)}$$

* It can be observed from the equations that carry C_{i+1} only depends on the carry C_0 , not on the intermediate carry bits.

Date: / /

Equations show that the carry-in of any stage full adder depends only on:

- * Bits being added in the previous stage
- * Carry bit which was provided in the beginning

- * In carry look Ahead Adder, the carry input at any stage of the adder is independent of the carry bits generated at the intermediate stages.

- * Output of any stage is dependent only on the bits which are added in the previous stages and the carry input provided at the beginning stage.

- * Therefore, the circuit at any stage does not have to wait for the generation of carry bit from the previous stage.

- * Carry bit can be evaluated at any instant of time.

Advantages

- * It generates the carry-in for each full adder simultaneously.
- * Reduces the propagation delay.
- * Fastest adder.

Disadvantages

- * Complex hardware.
- * It is costlier since it involves complex hardware.
- * It gets more complicated as the no. of bits increases.
- * With increase in number of variables, circuit implements more hardware and hence implemented as an IC.

