

Direct Mapping in Cache Memory www.prudentac.com

Cache Memory Mapping Techniques

"Memory mapping" means how data is copied (mapped) from main memory to Cache memory.

Mapping Techniques:


Direct mapping: In this mapping, main memory blocks are copied to a fixed block of Cache memory, but one at a time.

Let Cache memory block no. = C_b

Main memory block no. = m_b

No. of block in Cache = C

No. of block in main = m 8-bit



$$\text{Cache memory} = (\text{main memory}) \bmod (\text{No. of block no.} / \text{Cache blocks})$$

$$C_b = m_b \bmod C$$

$$\text{Main Memory size} = 512 \times 8$$

$$\text{Cache memory size} = 64 \times 8$$

$$\text{Block Size} = 4 \text{ words}$$

$$\text{No. of Main Memory blocks} = \frac{\text{Total Main memory words}}{\text{block size}}$$

$$= \frac{512}{4} = 128 \text{ blocks}$$

$$\text{No. of Cache memory blocks} = \frac{\text{Total Cache memory words}}{\text{block size}}$$

$$= \frac{64}{4} = 16 \text{ blocks}$$

$$\text{Cache memory} = 1 \bmod 16 = 1$$

$$\text{block no.}(C_b) = 17 \bmod 16 = 1$$

$$= 38 \bmod 16 = 1$$

$$= 49 \bmod 16 = 1$$

Dr. Lalit Saraswat



Direct Mapping in Cache Memory www.prudentac.com

Cache Memory Mapping Techniques

"Cache memory mapping" means how data is copied (mapped) from main memory to Cache memory.

Mapping Techniques:-


- ① Direct mapping: In this mapping, main memory blocks are copied to a fixed block of Cache memory, but one at a time.

Let Cache memory block no. = C_b
Main memory block no. = m_b

No. of blocks in Cache = C

No. of block in main = m 8 bit


7 bits 8 bit.



$$\text{No. of main memory blocks in one block} = \frac{\text{No. of Main memory blocks of Cache}}{\text{No. of Cache blocks}} \\ = \frac{128}{16} = 8 = 2$$

$$\text{block size} = 4 \text{ words} \\ \text{Main memory size} = (512) \times 8 \text{ words}$$

$$\text{main memory address} = 512 = 2^9 \\ = 9 \text{ bits}$$



$$\text{Cache memory Main memory address} \\ = 11 \text{ bits} \quad (9 \text{ bits})$$

Dr. Lalit Saraswat



Associative Mapping in cache memory

Cache Memory Mapping Techniques


"Cache memory mapping" means how data is copied (mapped) from main memory to Cache memory.

Mapping Techniques:

Associative Mapping: In associative mapping, main memory blocks are copied into any block of Cache memory.

Let Main memory size = 512×8
Main memory word size = 8 words
Cache memory size = 64×8
Cache memory word size = 8 words
block size = 4 words = 2^2

of Main memory blocks = $\frac{512}{4} = 128$ blocks
of Cache memory blocks = $\frac{64}{4} = 16$ blocks



Dr. Lalit Saraswat

www.prudentac.com



Least Recently used (Replace the least recently used page in Page in Past)

f_4				2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
f_3				1	1	1	1	X	4	4	4	4	4	4	X	1	1	1	1	1	1	
f_2				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
f_1	7	7	7	7	7	X	3	3	3	3	3	3	3	3	3	3	3	3	X	7	7	7
*	*	*	*	*	*	Hit	*	Hit	*	Hit	Hit	Hit	Hit	Hit	*	Hit	Hit	*	Hit	*	Hit	

Rq $\Rightarrow 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1$

SUBSCRIBE

set associative mapping www.prudentac.com

Cache Memory Mapping techniques

Set-Associative mapping Techniques!

Block size = 4 word
= 2^3

address format
Main Memory address bits
Cache memory size
 $= 2^5 \times (4+8+4+8)$
 $= 32 \times 24$

No. of main memory blocks = $\frac{512}{4} = 128$ blocks

No. of Cache memory blocks = $\frac{768}{4} = 192$ blocks

No. of Cache memory blocks = $\frac{64}{4} = 16$ blocks

No. of Sets in Cache memory = $\frac{16}{2} = 8$ sets = 2^3

Cache memory set No.
 $\begin{array}{l|l|l} \text{Cache memory} & \Rightarrow 0 \mod 8 = 0 & \Rightarrow 1 \mod 8 = 1 \\ \text{set No.} & \Rightarrow 8 \mod 8 = 0 & \Rightarrow 9 \mod 8 = 1 \\ & \Rightarrow 16 \mod 8 = 0 & \Rightarrow 17 \mod 8 = 1 \\ & \Rightarrow 24 \mod 8 = 0 & \Rightarrow 25 \mod 8 = 1 \end{array}$

Dr. Lalit Saraswat



set associative mapping

www.prudentac.com

Cache Memory Mapping Techniques

"the memory mapping" means how data is copied (mapped) from main memory to Cache memory.

mapping techniques:

Set-Associative Mapping: It is a combination of direct mapping & associative mapping.

Set-Associative Mapping = Direct Mapping + Associative Mapping

In this, Cache memory is divided into sets.

Set = group of blocks

Block = group of words

Cache memory = (Main memory) mod (No. of sets in Cache memory)

No. of Sets in Cache = No. of Cache memory blocks / Set size

No. of blocks in Cache = No. of words in Cache memory / Block size

No. of blocks in main memory = No. of words in Main memory / Block size

Let Set size = 2 (Two-way set associative)

Block size = 4 words

Main memory = $\frac{512}{4} = 128$ blocks

Cache memory = $\frac{64}{4} = 16$ blocks

No. of main memory blocks = $\frac{512}{4} = 128$ blocks

No. of Cache memory blocks = $\frac{64}{4} = 16$ blocks

No. of Sets in Cache memory = $\frac{16}{2} = 8$ sets


Cache memory mod 8 = 0 $\Rightarrow 1 \bmod 8 = 1$
Set No: 8 mod 8 = 0 $\Rightarrow 9 \bmod 8 = 1$
16 mod 8 = 0 $\Rightarrow 17 \bmod 8 = 1$
24 mod 8 = 0 $\Rightarrow 25 \bmod 8 = 1$

Dr. Lalit Saraswat



Virtual memory implementation using paging

Virtual Memory: Virtual memory is a concept that gives an illusion to the user that he has sufficient main memory (RAM) to execute any program/application of any size, however computer actually have relatively smaller main memory.



Virtual Address (Logical address) Each address

virtual memory is called virtual address

Address Space: Set of all virtual addresses is called address space.

Memory Address (Physical Address) Each address

main memory is called memory address.

Memory Space: The set of all memory addresses is called memory space.

Swapping: Swapping is a mechanism in which a process temporarily moved out from main memory to secondary storage (disk) and another process moved in from secondary storage (disk) to main memory. After some time, the first process again brought back to main memory.

Address Mapping: Address mapping specifies how to convert virtual address to memory address.

Virtual Memory Implementation

Using Paging

Using Segmented Paging

www.prudentac.com



Dr. Lajit Saraswat

Virtual Memory Concept

Virtual Memory Concept (Computer Architecture)

Virtual Memory: is a concept that gives an illusion to the user that he has sufficient memory to execute any application/program of any size.

- ① Virtual memory allows a no. of applications having total size more than the main memory size, to run at the same time.
- ② Virtual memory is a simulated memory that is written to a file on the hard drive. This file is called pagefile or swap file. It is used by operating system to simulate physical RAM by using hard disk space.
- ③ In windows 1.0, 2.0 versions there was no virtual memory, so we were not able to run a no. of applications due to run out of RAM space.
- ④ However from windows 3.0 onwards, concept of virtual memory was introduced.
- ⑤ To implement it, a portion of hard drive is reserved by the system. This portion can be either a file or a separate partition. In windows, it is a file called pagefile.sys. In linux, a separate partition is used for virtual memory.
- ⑥ When the system needs more memory, it maps some of its memory address out to the hard disk drive. This extra memory does not actually exist in the storage space on the disk drive.

Dr. Lalit Saraswat

www.prudentac.com



f_3		1	1	1	X	0	0	\emptyset	3	3	3	$\cancel{3}$	2	2		
f_2		0	0	0	\emptyset	3	3	$\cancel{3}$	2	2	2	$\cancel{2}$	1	1	1	
f_1	7	7	$\cancel{7}$	2	2	2	$\cancel{2}$	4	4	$\cancel{4}$	0	0	0	0	0	

Reference String. $\xrightarrow{\text{Page Hit} = 3}$ $\xrightarrow{\text{Page Fault} / \text{Miss}} = 12$

- Page Replacement alg
- 1) FIFO
 - 2) Optimal Page Rep.
 - 3) Least Recently Used


Instruction format & its types www.prudentac.com



Dr. Lalit Saraswat

Instruction: An Instruction is a command given to the Computer to perform a specific function.

Instruction format:




Operation Code (opcode): Specifies operation to be performed.

Mode field: Specifies which addressing mode is used.

Address field: Specify a memory address or register address.

Types of Instruction formats



Instruction format

Example:

Evaluate the arithmetic statement
 $X = (A+B)*(C+D)$

using:

- (i) 3-address Instructions
- (ii) 2-address Instructions
- (iii) 1-address Instructions
- (iv) 0-address Instructions

Assume A, B, C, D, X are memory addresses.

$$X = (A+B)*(C+D)$$

(i) 3-address Instructions


ADD R₁, A, B R₁ ← M[A] + M[B]
ADD R₂, C, D R₂ ← M[C] + M[D]
MUL X, R₁, R₂ M[X] ← R₁ * R₂

(ii) 2-address Instructions

MOV R₁, A R₁ ← M[A]
ADD R₁, B R₁ ← R₁ + M[B]
MOV R₂, C R₂ ← M[C]
ADD R₂, D R₂ ← R₂ + M[D]
MUL R₁, R₂ R₁ ← R₁ * R₂
MOV X, R₁ M[X] ← R₁



Virtual memory implementation using paging




Virtual memory implementation using paging

Address Mapping Using pages

- **page:** Virtual Memory is divided into equal size of groups. Each group is called page.
- ① virtual Memory (address space) is a group of pages
 - ② Each page consists of a no. of words called Page size.

Let $\text{Virtual Memory size(Address space)} = 8K \text{ words}$



Block(Frame): Main memory is divided into equal size of groups. Each group is called Block (frame).

- ① Main memory (Memory space) is group of blocks (frames).
- ② Each block (frame) consists of a no. of words called Block size.

$$\boxed{\text{Page size} = \text{Block size}}$$

(a) No. of pages = $\frac{\text{address space size}}{\text{Page size}}$

(b) No. of blocks = $\frac{\text{memory space size}}{\text{block size}}$

(c) Virtual address bits = n
address space = 2^n


(d) memory address bits = m bits
Memory space = 2^m

www.prudentac.com

Dr. Lalit Saraswat



2. Decode the instruction
3. Read the effective address from memory
4. Execute the instruction.



Scanned with CamScanner

Instruction Cycle → A Program consisting

of the memory unit of the computer includes a series of instructions.

The Program is implemented on the computer by going through a cycle for each instruction.

In a basic Computer, each instruction cycle consists of the following phases:-

1. Fetch instruction from memory
2. Decode the instruction
3. Read the effective address from memory
4. Execute the instruction.

Fetch
Instruction


Instruction format & its types

www.prudentac.com

Dr. Lalit Saraswat

1 - address instruction (Accumulator based)		0 - address instruction (Stack based CPU)	
<u>LOAD A</u>	$x = (A+B) * (C+D) \rightarrow AC$ CPU $AC \leftarrow M[A]$	$x = (A+B) * (C+D)$	First write in Postfix notation
<u>ADD B</u>	$AC \leftarrow AC + M[B]$	$(A+B) * (C+D)$	Postfix Notation: "First operands then operator"
<u>STORE T</u>	$M[T] \leftarrow AC$	$(AB+) * (CD+)$	
<u>LOAD C</u>	$AC \leftarrow M[C]$	$AB+CD+*$	
<u>ADD D</u>	$AC \leftarrow AC + M[D]$	PUSH A {TOS $\leftarrow A$ }	
<u>MUL T</u>	$AC \leftarrow AC * M[T]$	PUSH B {TOS $\leftarrow B$ }	
<u>STORE X</u>	$M[X] \leftarrow AC$	ADD {TOS $\leftarrow (A+B)$ }	
Such type of instructions are used in Accumulator based CPU Organization.		PUSH C {TOS $\leftarrow C$ }	TOS
		PUSH D {TOS $\leftarrow D$ }	Stack
		ADD {TOS $\leftarrow (C+D)$ }	TOS \leftarrow Top of Stack
		MUL {TOS $\leftarrow (C+D)*(A+B)$ }	
		POP X {M[X] \leftarrow TOS}	





Step 2 → The address in MAR is put on the address bus, now a Read cycle is provided by the control unit on the control bus and the result appears on the data bus is then copied on to the memory buffer register. Program Counter is incremented by one, to get ready for the next instruction. These two work can be carried out simultaneously to save time.

Step 3 → The content of the MBR is moved to the Instruction register (IR).

T₁: $MAR \leftarrow PC$

T₂: $MBR \leftarrow memory$

$PC \leftarrow PC + 1$

T₃ : - $IR \leftarrow MBR$.


Fetch Cycle :-

The address of the next instruction to execute is in the Program Counter (PC) at the beginning of the fetch cycle.

Step 1 :- The address in the Program Counter is transferred to the Memory Address Register (MAR).

Step 2 → The address in MAR is put on the address bus, now a Read pulse is provided by the control unit on the control bus and the result appears on the data bus is then copied in to the memory buffer register. Program counter is incremented by one, to get ready for the next instruction. These two work can be carried out simultaneously to save time.

Definition: A program Control Instruction is a instruction, which when executed, may change the address value in the program Counter and Causes the Control of the program to be shifted to some other location rather than next location.



Program Control

- * Program Control Instructions may be Conditioned or UnConditioned.
- * UnConditional program Control Instructions Causes the program Control to be shifted to the new address without any Condition.
- * Conditional program Instruction causes the program Control to be shifted to the new address only when certain Status Condition is met, else the program goes to next memory location in sequence.

* Types of program Control Instructions

Short Name	Symbol	
① Jump	JMP	Can be Conditioned or UnConditioned
② Branch	BR	
③ Skip	SKP	
④ Call	CALL	
⑤ Return	RET	
⑥ Compare	CMP	
⑦ Test (by ANDing)	TST	

DR. LALIT SARASWAT
RKGIT, GHAZIABAD

PROGRAM CONTROL INSTRUCTIONS



Microoperation and its types

Micro-operations

Micro-operation: A micro-operation is the elementary operation performed on the data stored in registers.

Types of Micro-operations

Arithmetic Micro-operation

- ① $R_3 \leftarrow R_1 + R_2$ (addition)
- ② $R_3 \leftarrow R_1 - R_2$ (Subtraction)
- ③ $R_2 \leftarrow \bar{R}_2$ (1's Complement)
- ④ $R_2 \leftarrow \bar{R}_2 + 1$ (2's Complement)
- ⑤ $R_3 \leftarrow R_1 + R_2 + 1$ (Subtraction)
- ⑥ $R_1 \leftarrow R_1 + 1$ (Increment)
- ⑦ $R_1 \leftarrow R_1 - 1$ (Decrement)

Logic Micro-operations

- ① $F \leftarrow 0$ (Clear)
- ② $F \leftarrow A \cdot B$ (AND)
- ③ $F \leftarrow A$ (Transfer)
- ④ $F \leftarrow A \oplus B$ (X-OR)
- ⑤ $F \leftarrow A \cup B$ (OR)
- ⑥ $F \leftarrow \bar{A}$ (Complement)
- ⑦ $F \leftarrow (A \cdot B)'$ (NAND)
- ⑧ $F \leftarrow (A \cup B)'$ (NOR)
- ⑨ $F \leftarrow \text{all } 1's$ (Set to all 1's)
- ⑩ $F \leftarrow (A \oplus B)'$ (X-NOR)

Shift Micro-operations


- ① Shift Left
- ② Shift right
- ③ Circular left shift
- ④ Circular right shift
- ⑤ Arithmetic left shift
- ⑥ Arithmetic right shift

Dr. Lalit Saraswat

www.prudentac.com



Instruction cycle with state diagram





Design of Hardwired control unit


Design of microprogram

Definition: In hardwired control unit, the Control signals are generated using logic circuits (gates, flip-flops & decoders) in the hardware. Hardwired control unit is faster because Control signals are generated using logic circuits.

Block diagram of Hardwired Control unit consists of:

- ① Instruction Register: Used to store the instruction fetched from the memory.
- ② Decoder: Used to decode (interpret) the operation code of the instruction.
- ③ Clock: Used to generate a sequence of timing signals using timing generator.
- ④ flags: Condition codes/status flags are used to specify the status of previous ALU operation.

Generation of Control Signals: An example of how the control signals are generated is as shown:



Consider C_5 :

Cycle	micro-operations	Control Signals
Fetch $PA=00$	$t_1: MAR \leftarrow PC$ $t_2: MBR \leftarrow memory$	C_2 C_5
Indirect $PA=01$	$t_1: MAR \leftarrow IR(address)$ $t_2: MBR \leftarrow memory$	C_8 C_5
Interrupt Cycle $PA=10$	$t_1: MBR \leftarrow PC$ $t_2: MBR \leftarrow memory$	C_4 C_5
		execute cycle $PA=11$

$C_5 = P'Q't_2 + P'Q't_2 + PQ't_3 + P(Q(LDA+ADD+AND))t_2$

Let only LDA, ADD, AND Instruction Read from memory.

Dr. Lalit Saraswat

www.prudentac.com



Introduction to pipelining

Pipelining


Pipelining: Pipelining is a technique of decomposing a sequential process into a no. of subprocess with each subprocess being executed in a special dedicated segment that operates concurrently with all other segments.

Features of Pipelining:-

- ① The partial result obtained from the computation in each segment is transferred to the next segment in the pipeline and so on.
- ② The final result is obtained after the data have passed through all segments.
- ③ Several computation can be performed in different segments at the same time.

General structure of 4-Segment pipeline

4-Segment pipeline consists of 4-segments. The segments are separated by registers. Registers are used to hold intermediate results. While segment consists of combinational circuits.



Segments = S₁, S₂, S₃, S₄
Registers = R₁, R₂, R₃, R₄

Space-time diagram: is a diagram that shows the segment utilization as a function of time.

Let No. of Segments = 4, No. of tasks = 6

clock no.	1	2	3	4	5	6	7	8	9	
seg. no.	S1	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆			
	S2		T ₁	T ₂	T ₃	T ₄	T ₅	T ₆		
	S3			T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	
	S4				T ₁	T ₂	T ₃	T ₄	T ₅	T ₆

$$\text{Speed up ratio} = \frac{4 \times 6}{4+5} = \frac{24}{9} = 2.67$$

Dr. Lalit Saraswat

www.prudentac.com





Difference between RISC and CISC

RISC vs CISC

RISC (Reduced Instruction Set Computer)		CISC (Complex Instruction Set Computer)
Instruction Type	Simple Instructions -	Complex Instructions -
No. of Instructions	Less no of Instructions	large no of Instructions
Control Unit	Hardwired Control Unit	Microprogrammed Control Unit
Duration of an Instruction	= 1 Cycle/Instruction	2 or more cycles/instruction
Instruction format	fixed Instruction format	Variable Instruction format
Instruction Execution	High pipelined	Sequential / Less pipelined
addressing Modes	fewer addressing modes	More addressing modes
Memory Access	only load & store instruction can access memory.	Many instructions can access memory.
Register Set	uses more registers	uses less registers
Applications	Used in mobile phones & tablets	Used in desktop & laptops.

Dr. Lalit Saraswat
RK GIT, Ghaziabad

www.prudentac.com



5. It is difficult to handle complex instructions.	It is easier to handle complex instructions.
6. Its design is complex.	Its design is simple.
7. It is difficult to perform instruction decoding.	Less difficult to perform instruction decoding.
8. The architecture and instructions set are not specified.	The architecture and instructions set is specified.

2. Operations speed is fast.	Operations speed is slow.
3. To do modifications, the entire unit should be redesigned.	Modifications can be implemented by changing the microinstructions in the control memory.
4. More costly to implement.	Less costly to implement.
5. It is difficult to handle complex instructions.	It is easier to handle complex instructions.
6. The duration is smaller than the instruction time.	

HARDWIRED CONTROL UNIT MICROPROGRAMMED CU

- | | |
|--|--|
| 1. It generates the Control Signals needed for the processor using logic circuits. | It generates the Control signals with the help of micro instructions stored in control memory. |
| 2. Operations speed is fast. | Operations speed is slow. |
| 3. To do modifications, the entire unit should be redesigned. | Modifications can be implemented by changing the microinstructions. |



Input-output Processor(IOP)

Input-output Processor(IOP)

CPU - IOP Communication

IOP

① The IOP is similar to CPU except that it is designed to handle only I/O processing.

② The IOP fetches & executes I/O instruction to facilitates I/O transfer. if required, it can perform all the functions of CPU.

③ Both CPU and IOP exists in the system however CPU is the master, while IOP is slave.

④ The CPU only initiates the I/O program, after that IOP operates independent of the CPU.

Diagram:

Diagram illustrating the architecture of the Input-Output Processor (IOP) system:


- The system consists of a CPU, a Memory Unit, and an IOP.
- The CPU and Memory Unit are connected to the IOP via a bus.
- The IOP is connected to Peripheral Devices (PD) via an I/O bus.

Flowchart of CPU - IOP Communication:

```
graph TD; CPU[CPU] -- "Send Instruction to test IOP Path" --> Transfer[Transfer Status word to memory location]; Transfer --> IfOk{If status OK, Send Start I/O Instruction to IOP}; IfOk --> Access[Access memory for IOP program]; Access --> Continue[CPU Continue with another program]; Continue --> Request[Request IOP Status]; Request --> Check[Check Status Word for correct transfer]; Check --> Continue; Check --> Transfer[Transfer Status word to memory location];
```


www.prudentac.com

IC Academy



Programmed IO & INTERRUPT DRIVEN IO

Programmed I/o Vs Interrupt driven I/o



Dr. Lalit Saraswat





Interrupt & its types

www.prudentac.com

Types of Program Interrupt

① External interrupts:

External interrupts are generated by input output devices, by a timing device, from a circuit monitoring the power supply or from any external source. They are "asynchronous"

- E.g.: (i) I/o device requesting transfer of data
(ii) I/o device finished transfer of data.
(iii) Timeout interrupt is generated from a program that goes into endless loop.
(iv) Power failure circuit also causes interrupt

② Internal interrupt:

Internal interrupts are generated from illegal or erroneous use of an instruction. also called "Traps".

- E.g. (i) Due to register overflow error
(ii) Divide by Zero error.
(iii) Invalid operation code (opcode)

(iv) Stack overflow

Internal interrupts are "synchronous" with the program.

"Both External & Internal interrupts are initiated from signal that occur in the hardware of the CPU".

③ Software interrupt:

Software interrupt is a special call instruction that behaves like an interrupt rather than a Subroutine Call.

- * If it is initiated by executing an instruction:
* It is used by the programmer to initiate an interrupt procedure at any desired point into program.

* E.g. Supervisor Call Instruction generates a software interrupt to switch a software interrupt to switch from User mode to Supervisor mode.






Interrupt & its types

www.prudentac.com

Definition: Program Interrupt refers to the transfer of program Control from a currently running program to another service program as a result of an external or internal generated request.

- * Control returns to the original program after the service program is executed.
- * When an interrupt is initiated, the state of CPU containing following information is saved.
 - ① Content of Program Counter (PC)
 - ② Content of all CPU registers
 - ③ Content of status bit Conditions (PSW)
- * CPU does not respond to an interrupt until the execution of currently running instruction ends.

Program Interrupt




Transfer of Program Control via Interrupt

- * Before going to next fetch cycle, Gf checks for an interrupt signal. If there is an interrupt:
 - ① Save CPU State (PC, CPU registers, PSW) in memory stack.
 - ② PC \leftarrow interrupt branch address
PSW \leftarrow status bits of interrupt service program
 - ③ Last instruction of service program is return from interrupt.
 - ④ PSW \leftarrow old PSW, PC \leftarrow old PC, CPU register \leftarrow old CPU register



Input Output Interface


Input-output Interface



Dr. Lalit Saraswat

www.prudentac.com






Number of Page faults = 10.

$$\text{failure frequency} = \frac{10}{12} \times 100 = 83.3\%$$

- In LFU we check old page as well as frequency of ~~new~~ page







9.	There are no control memory usage.	Uses control memory.
10.	Used in processors that use a simple instruction set known as the Reduced instruction set computers (RISC).	Used in processors based on a complex instruction set known as Complex instruction set computer (CISC).

Restoring Division Method

www.prudentac.com





Subroutine call and Return

Subroutine Call & Return

Subroutine: A Subroutine (function) is a Subprogram in the main program that perform a specific task.

① During the execution of main program, a Subroutine may be called at various points in the main program.



- ② A Call Subroutine Instruction consists of an operation code along with an address that specifies the beginning address of a Subroutine.
- ③ This instruction is executed by performing two operations:
- The address of next instruction (PC) is stored in memory stack.
 - The PC (Program Counter) is loaded with the starting address of the Subroutine.
- ④ The last instruction from Subroutine causes a return to the address stored in stack.

Subroutine Call (List of micro-operations)

$$SP \leftarrow SP - 1$$

$$M[SP] \leftarrow PC$$

PC \leftarrow Starting address of Subroutine

Return from Subroutine (List of micro-operations)

$$PC \leftarrow M[SP]$$

$$SP \leftarrow SP + 1$$

Recursive Subroutine: A recursive subroutine is a subroutine that calls itself again and again.

Dr. Lalit Saraswat

www.prudentac.com



Vectored vs Non-Vectored Interrupt

Vectored Interrupt

Vectored interrupt is an interrupt in which address of the service routine is hardwired.

- ② The address of the subroutine is already known to the CPU.
- ③ In 8085 microprocessor, RST 5.5, RST 6.5, RST 7.5 and TRAP are vectored interrupts.

- ④ An interrupt for which the internal hardware automatically transfers the program control to a specific memory location is called Vectored interrupt.

- ⑤ Find the address of these vectored interrupt is very easy.

$$\begin{array}{ll} \text{(Decimals)} & \text{(Hex)} \\ \text{INT} (5) \times 8 = 40 = 24H \Rightarrow 0024H \\ 55 \times 8 = 44 = 2CH \Rightarrow 002CH \\ 65 \times 8 = 52 = 34H \Rightarrow 0034H \\ 75 \times 8 = 60 = 3CH \Rightarrow 003CH \end{array}$$

Non-Vectored Interrupt

- ① Non-Vectored interrupt is an interrupt in which the address of the service routine needs to be supplied externally by the device.

- ② The device will have to supply the address of the subroutine to the microprocessor.

- ③ In 8085 microprocessor, INTR is non vectored interrupt.

- ④ An interrupt for which an external hardware (e.g. I/O device) is required to provide an address at which the program control needs to be transferred is called Non-vectored interrupt.

- ⑤ The address in non-vectored interrupt is not pre-defined.

Vectored Interrupts have higher priority than Non-Vectored Interrupt (8085 UP)
TRAP > RST 7.5 > RST 6.5 > RST 5.5 > INTR

Dr. Lalit Saraswat
Professor, CSE
RKUIT, Ghaziabad

