


Combinational Logic Circuits

Combinational Circuit :- Combinational logic circuits are memoryless digital logic circuits whose output at any instant in time depends only on the combination of its inputs.

A combinational circuit can have a number of inputs and a number of outputs. The block diagram of combination circuit having n inputs and m outputs are as -



The sequence in which the inputs are being applied has no effect on the output of a combinational circuit.


Example - Following are the examples of some combinational circuits -

Adders, subtractors, multiplexers, demultiplexers, decoder, encoders etc.

Note - The combinational circuits do not use any memory because it works only on current input.

Binary Adder


Binary adder is a combinational circuit that performs addition of binary numbers. It takes two or more binary bits as an input and produces sum and carry as output.



The binary adders are of two types -

- 1) Half Adder and 2) Full Adder

1) Half Adder :- Half adder is a combinational logic circuit that accepts two inputs in form of binary bit and produces two outputs namely 'sum' and 'carry'. Block diagram of half adder is as shown -



(3)

Truth table of half adder is -

Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Now, K-map and simplified expression for outputs -

K-map for sum - Total input variables = 2
 \therefore No. of blocks = $2^2 = 4$

A \ B		\bar{B}	B
		0	1
\bar{A}	1	1	


$$\text{sum} = \bar{A}\bar{B} + A\bar{B}$$

$$\boxed{\text{Sum} = A \oplus B}$$

K-map for carry - Two input is used
 \therefore No of cells = $2^2 = 4$

A \ B		\bar{B}	B
		0	1
\bar{A}	1	1	


$$\boxed{\text{Carry} = AB}$$



Logic Diagram -

Full Adder:- To overcome the drawback of half adder circuit, a single bit adder circuit called full adder is developed.

That means a combinational circuit which accept three binary bits (0 & 1) as an input and generate sum & carry as an output. Block diagram are as -



Truth table of Full Adder is given as -

Input			Output	
A	B	C	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K map for the sum output -

5

∴ Total no of variables = 3

∴ Total no of blocks = $2^3 = 8$

A \ BC	$\overline{B}\overline{C}$ 00	$\overline{B}C$ 01	BC 11	$B\overline{C}$ 10
\overline{A} 0		1		1
A 1	1		1	

$$\begin{aligned} \text{Sum} &= \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}C + A\overline{B}\overline{C} + ABC \\ &= \overline{A}(\overline{B}C + B\overline{C}) + A(\overline{B}\overline{C} + BC) \\ &= \overline{A}(B \oplus C) + A(\overline{B} \oplus C) \\ &= A \oplus B \oplus C \end{aligned}$$


$$(\because \overline{A}x + A\overline{x} = A \oplus x)$$

K map for carry output -

A \ BC	$\overline{B}\overline{C}$ 00	$\overline{B}C$ 01	BC 11	$B\overline{C}$ 10
\overline{A} 0			1	
A 1		1	11	1

$$\text{Carry} = AB + BC + CA$$

Logic Diagram




Binary Subtractor :- The binary subtractor is another type of combinational arithmetic circuit that produces an output which is the subtraction of two binary numbers.

The types of binary subtractors are—

- 1) Half subtractor
- 2) Full subtractor

1) Half Subtractor :- Half subtractor is a combinational circuit with two inputs and produces two outputs difference and borrow.

Block diagram -



Truth Table -

Input		Output	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K map for difference and borrow :-

(7)

\therefore Total number of Input = 2
 \therefore No of blocks = $2^2 = 4$

For Difference

		\bar{B}	B
		0	1
A	0		1
	1	1	


For Borrow

		\bar{B}	B
		0	1
\bar{A}	0		1
	1		

$$\text{borrow} = \bar{A}B$$

$$\text{Difference} = A \oplus B$$

Logic Diagram -




Drawback :- It can only perform the subtraction of two binary bits, but while performing the subtraction, it does not take into account the borrow of the previous significant stage.

Full Subtractor :- The full subtractor is a combination circuit with three inputs and two outputs which is difference and borrow.

The full subtractor is used to overcome the disadvantage of half subtractor.

Block Diagram-



Truth Table-

Inputs			Outputs	
A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

(9)

K-map and simplification for both output -

\therefore Number of inputs = 3

\therefore Number of blocks = $2^3 = 8$

For Difference

		$\bar{B}\bar{C}$ 00	$\bar{B}C$ 01	BC 11	$B\bar{C}$ 10
		A 0	A 1	A 0	A 1
A	$\bar{B}C$	1			1
\bar{A}	0				
A	1	1		1	

For Borrow

		$\bar{B}\bar{C}$ 00	$\bar{B}C$ 01	BC 11	$B\bar{C}$ 10
		A 0	A 1	A 0	A 1
A	$\bar{B}C$	1		1	1
\bar{A}	0				
A	1			1	

$$\text{Difference} = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \bar{A}(\bar{B}C + BC) + A(\bar{B}\bar{C} + B\bar{C})$$


$$= \bar{A}(B \oplus C) + A(\bar{B} \oplus C)$$

$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = \bar{A}C + \bar{A}B + BC$$

$$(\because \bar{A}x + A\bar{x} = A \oplus x)$$

Logic Diagram -



Multiplexer :- Multiplexer is a special type of combinational circuit. It selects one of the data inputs and routes it to the output with the help of selection lines.

The Multiplexer, shortened to 'MUX', is also called data selector.

The standard form of multiplexer or MUX is $2^n \times 1$ where


2^n = number of input lines

n = no of selection lines

1 = output lines

& n = 1, 2, 3, 4,

The block diagram of $2^n \times 1$ multiplexer is —



Examples — There are following types of MUX —

2×1 MUX , 8×1 MUX

4×1 MUX , 16×1 MUX etc


Advantages of Multiplexer :-

- 1) It reduces the number of wires, so that it reduces the circuit complexity and cost.
- 2) It simplifies the logic design.
- 3) It does not need the K maps and simplification.
- 4) With the help of MUX, we can implement many combinations circuits.

2x1 Multiplexer :-

It has two data inputs I_0 & I_1 , one select input S and one output Y .

The block diagram of 2x1 MUX is -




Truth Table -

Select input S	Output Y
0	I_0
1	I_1

$$\therefore Y = I_0 \bar{S} + I_1 S$$

The realization using gates is -




4x1 MUX :-

Number of Input lines = 4

Number of selection lines = 2
& output = 1

Block diagram :-




∴ Truth table is -

Select inputs		Output
S_0	S_1	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

(13)

output is

$$y = \overline{S_0} \overline{S_1} I_0 + \overline{S_0} S_1 I_1 + S_0 \overline{S_1} I_2 + S_0 S_1 I_3$$

Logic diagram -Example -

Implement the following expression using a multiplexer

$$F(A, B, C) = \sum m(0, 2, 4, 6)$$


Sol since, value used between 0-7, it means three variables are used. So, the multiplexer having three select inputs should be used i.e. 8×1 mux used.

In the given expression, connect the data input 0, 2, 4, 6 to logic 1 and remaining to logic 0.

Truth Table is -

Select inputs			Output
A	B	C	F
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Implementation of a logic expression using a multiplexer
is defined as -



Example - Obtain an 8x1 multiplexer using two 4x1 MUX.


Sol — The cascading of two 4x1 MUX, there is 8 data inputs (I_0 through I_7) and select lines S_0 & S_1 of both 4x1 MUX are connected in parallel whereas a third select input S_2 is used for one multiplexer at a time.

Truth Table -

Select Inputs			Output
S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

MUX 1 MUX 2

Implementation of 8x1 using two 4x1 MUX



Demultiplexer :- A demultiplexer performs the reverse operation of a multiplexer i.e. It receives one input and distributes it over several outputs. At a time only one output line is selected by the select lines and the input is transmitted to the selected output line.


The standard form of demultiplexer or DEMUX is 1×2^n where $n = 1, 2, \dots$

$$\text{No of input lines} = 1$$

$$\text{No of output lines} = 2^n$$

$$\text{No of selection lines} = n$$

The block diagram of a demultiplexer is shown as-




Example - Similar to the multiplexer, the demultiplexers are classified as follows -

1×2 DEMUX, 1×4 DEMUX

1×8 DEMUX, 1×16 DEMUX - - - - etc

1x2 Demultiplexer :- 1x2 DEMUX has one data input I_{in} , one select input S_0 and two output O_0 and O_1 . The block diagram of 1x2 DEMUX is shown as -



Truth Table -


select input S_0	Output O_0	Output O_1
0	I_{in}	0
1	0	I_{in}

Detail truth table is -

Input		Output	
S_0	I_{in}	O_1	O_0
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

$$\therefore O_1 = S_0 I_{in} \quad \& \quad O_0 = \overline{S_0} I_{in}$$

Logic diagram -




1X4 DEMUX -

Number of input lines = 1

Number of output lines = 4

& Number of selection lines = 2

Block diagram -




Truth table -

I _{in}	Input		Output			
	S ₁	S ₀	O ₃	O ₂	O ₁	O ₀
I _{in}	0	0	0	0	0	I _{in}
I _{in}	0	1	0	0	I _{in}	0
I _{in}	1	0	0	I _{in}	0	0
I _{in}	1	1	I _{in}	0	0	0

$$O_0 = \overline{S_1} \overline{S_0} I_{in}, \quad O_1 = \overline{S_1} S_0 I_{in}$$


(19)

$$O_2 = S_1 \overline{S_0} I_{in} \quad \& \quad O_3 = S_1 S_0 I_{in}$$



Example- Obtain a 1×8 demultiplexer using two 1×4 line demultiplexers.

Sol The cascading of two 1×4 DEMUX, there is 1 data inputs and 8 output. The select lines S_1 and S_0 are connected in parallel to both 1×4 DEMUX for selecting one of the two 1×4 DEMUX whereas connected directly to the input of demux 2 while inverted S_2 is connected to the demux 1. Block diagram are shown as -



Truth Table -

Select inputs			outputs							
S_2	S_1	S_0	O_0	O_1	O_2	O_3	O_4	O_5	O_6	O_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Decoder :- Decoder is a combinational circuit that convert one type of input into another type. It is a multiple input, multiple output logic circuit.


Decoder is a logic circuit which converts binary information from n input lines to a maximum of 2^n unique output lines with one enable line that is used to activate or deactivate circuit.

The standard form of decoder is $n \times 2^n$ where
 $(n = 1, 2, 3, \dots)$

n = Number of input lines

2^n = Number of output lines

Block diagram of decoder is shown as -



Example - Various types of decoder is as follows -

1 × 2 Decoder,


3 × 8 Decoder ,

2 × 4 decoder

4 × 16 decoder

2×4 Decoder :- Number of inputs = 2
 & number of outputs = 4

Block diagram-



E is called as a strobe or enable input which is useful for cascading. When $E=0$ then decoder circuit is inactive & if $E=1$ then decoder is active condition.

Truth Table-


Enable E	Inputs		Outputs			
	A	B	O ₀	O ₁	O ₂	O ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

From truth table, the boolean expression for the four outputs are -

$$O_0 = E \bar{A} \bar{B}, \quad O_1 = E \bar{A} B$$

$$O_2 = E A \bar{B}, \quad O_3 = E A B$$


The circuit diagram of 2 to 4 decoder is shown in the following figure -



3 to 8 line decoder -

number of input = 3
number of output = 8

Block diagram -




Truth table

(24)


Enable E	Input			Output							
	A	B	C	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	0	0	0	0	0

output is - $O_0 = E\bar{A}\bar{B}\bar{C}$, $O_1 = E\bar{A}\bar{B}C$, $O_2 = E\bar{A}BC$
 $O_3 = E\bar{A}BC$, $O_4 = EA\bar{B}\bar{C}$, $O_5 = EA\bar{B}C$, $O_6 = EAB\bar{C}$, $O_7 = EABC$



Demultiplexer as Decoder :- It is possible to operate a demultiplexer as a decoder. Now, we operate a 1×4 demultiplexer as 2×4 decoder.

Consider 1×4 demux as -



Here I_{in} is the data input, S_0, S_1 are the selection lines and O_0 through O_3 are the outputs.

In order to operate it as 2×4 decoder, we have to use S_1, S_0 as input, keep I_{in} as enable as open and use O_0 through O_3 as output.

Truth table -

enable $I_{in}(E)$	Inputs		outputs				
	S_0	S_1	O_0	O_1	O_2	O_3	
1	0	0	1	0	0	0	- $E \bar{S}_0 \bar{S}_1$
1	0	1	0	1	0	0	$E \bar{S}_0 S_1$
1	1	0	0	0	1	0	$E S_0 \bar{S}_1$
1	1	1	0	0	0	1	$E S_0 S_1$

Applications of Decoder :-

Code converters


BCD to seven segment Display

Relay actuators

Encoder :- Encoder is a combinational circuit which is designed to perform the inverse operation of the decoder. It is also have multiple input lines and multiple output lines. It has maximum of 2^n input lines and n output lines.

The standard form of encoder is $2^n \times n$ ($n = 1, 2, \dots$) where 2^n = number of input lines
 n = number of output lines

Block diagram :-




Example - 4×2 encoder, 8×3 encoder,
 16×4 encoder . . . etc.

4 to 2 encoder :-

Number of input lines = 4

Number of output lines = 2

Block diagram -



Truth table -


Inputs				Outputs	
I ₀	I ₁	I ₂	I ₃	O ₀	O ₁
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

The boolean expression for the output is -

$$O_0 = \overline{I_0} \overline{I_1} I_2 \overline{I_3} + \overline{I_0} \overline{I_1} \overline{I_2} I_3$$

$$\& \quad O_1 = \overline{I_0} I_1 \overline{I_2} \overline{I_3} + \overline{I_0} \overline{I_1} \overline{I_2} I_3$$

Logic Diagram is -



Application of Encoder is —


- Priority encoder
- Decimal to BCD encoder
- Octal to Binary encoder
- Hexadecimal to Binary encoder

Binary Comparators :- Digital comparator is a, designed to compare the two n-bit binary words applied at its input.

The comparator has three outputs namely $A > B$, $A = B$ and $A < B$. Depending on the result of comparison, one of these output will go high.

(29)


The block diagram of an n-bit digital comparator is -




1-bit Binary Comparator :- The one bit comparator is a combinational logic circuit that compares the two single bit numbers A and B and produces an output that indicates the result of the comparison.

Truth Table -

Inputs		outputs		
A	B	$y_1 = A < B$	$y_2 = A = B$	$y_3 = A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0




K-map for y_2 i.e. $A=B$




$$y_2 = \overline{A}\overline{B} + AB \\ = \overline{A \oplus B}$$

K-map for y_3 i.e. $A > B$



$$\therefore y_3 = A\overline{B}$$

Logic Diagram -



one-bit Comparator