Name: CHANDRA NIKHITA M Batch: BRN39 MS 21-22/5978

ROUTER PROJECT REPORT


Code: ROUTER Register RTL

```
module router_reg(input clk, resetn, packet_valid,
                                 input [7:0] datain,
                                 input fifo_full,detect_add,ld_state,laf_state,full_state,lfd_state,rst_int_reg,
                                 output reg err,parity_done,low_packet_valid,
output reg [7:0] dout);
reg [7:0] hold_header_byte,fifo_full_state_byte,internal_parity,packet_parity_byte;
//parity done
always@(posedge clk)
       begin
                if(!resetn)
                       begin
                               parity_done<=1'b0;
                       end
               else
                       begin
                               if (ld_state && !fifo_full && !packet_valid)
                                               parity_done<=1'bl;
                               else
                                       begin
                                               if (detect_add)
                                                      parity_done<=1'b0;
                                       end
                       end
//low_packet valid
always@ (posedge clk)
       begin
                if (!resetn)
                       low_packet_valid<=1'b0;
               else
                       begin
                               if(rst_int_reg)
                               low_packet_valid<=1'b0;
if(ld_state==1'b1 &s packet_valid==1'b0)
                                       low_packet_valid<=1'b1;
                       end
       end
```


```
//dout
always@(posedge clk)
        begin
                if (!resetn)
                         dout<=8'b0;
                else
                begin
                         if (detect_add && packet_valid)
                                 hold_header_byte<=datain;
                         else if (lfd_state)
                                 dout <= hold_header_byte;
                         else if (ld_state && !fifo_full)
                                 dout <= datain;
                         else if (ld_state && fifo_full)
                                 fifo_full_state_byte<=datain;
                         else
                                         if(laf_state)
                                                 dout <= fifo_full_state_byte;
                                 end
                end
        end
// internal parity
always@(posedge clk)
        begin
                if(!resetn)
                         internal_parity<=8'b0;
                else if (lfd_state)
                         internal_parity<=internal_parity ^ hold_header_byte;</pre>
                else if (ld_state && packet_valid && !full_state)
                         internal_parity<=internal_parity ^ datain;
                else
                         begin
                                 if (detect add)
                                         internal_parity<=8'b0;
                         end
        end
//error and packet_
always@(posedge clk)
       begin
                if (!resetn)
                        packet_parity_byte<=8'b0;
                else
                        begin
                                if(!packet_valid && ld_state)
                                         packet parity byte<=datain;
                        end
       end
//error
always@(posedge clk)
       begin
                if (!resetn)
                        err<=1'b0;
                else
                        begin
                                 if (parity_done)
                                begin
                                         if(internal_parity!=packet_parity_byte)
                                                 err<=1'b1;
                                         else
                                                 err<=1'b0;
                                 end
                        end
        end
endmodule
```

ROUTER REGISTER TB:

```
D module router_reg_tb();
    reg [7:0] datain;
    reg clk, resetn, packet_valid, fifo_full, detect_add, ld_state, laf_state, full_state, lfd_state, rst_int_reg;
    wire err, parity_done, low_packet_valid;
    wire (7:0) dout;
reg [7:0]hold_header_byte,fifo_full_state_byte,internal_parity,packet_parity_byte; // for internal registers
      router_reg dut(clk,resetn,packet_valid,datain,fifo_full,detect_add,ld_state,laf_state,full_state,lfd_state,rst_int_reg,err,parity_done,low_packet_valid,dout);
// instantiate the design(rtl)
       // clock
always #10 clk=~clk;
 34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
55
55
56
57
58
        //task for reseting
      task rstn;
      begin
@(negedge clk)
         resetn=1'b0;
        @(negedge clk)
resetn=l'bl;
         endtask
        initial
          begin
        initialise:
        rstn;
fifo_full=0;
         full_state=0;
         packet_valid=1; // it will be in hold header byte
         detect_add=1;
        lfd_state=1;
                          // dout=5 ( as header header byte becomes as an output)
         lfd_state=0;
        datain=7;
  61
            datain=7:
            ld state=1;
  62
  63
            datain=8:
                                // will observe 7,8,2,3 at dout
  64
           datain=2:
  65
           datain=3:
  66
           ld_state=0;
                                  // datain will be stored in ffb.
            fifo_full=1;
  69
           full_state=1;
  70
           datain=2;
  71
           // check whether the data is read from ffb:
            fifo_full=0;
            full state=0;
           laf_state=1;
                                            // 2 should be available at dout.
  77
  78
  79
           laf state=0;
                                           // parity bye
  80
            packet_valid=0;
            datain=3;
                                           // stored in Packet parity register
           rst_int_reg=1;
         | //(internal parity=xor of header and payload)
  85
             // 5^7=Res ^8....)
  86
              //internal_parity= parity_reg_previous^header_byte;
  87
           //parity_reg=parity_reg_previous^payloadl
  88
  89
  90
           initial #180 Sfinish;
  91
           endmodule
```



SYNTHESIS:



```
module router_fsm(input clk, resetn, packet_valid,
                                               input [1:0] datain,
input [1:0] datain,
input fifo full,fifo_empty_0,fifo_empty_1,fifo_empty_2,soft_reset_0,soft_reset_1,soft_reset_2,parity_done, low_packet_valid,
output write_enb_reg,detect_add,ld_state,laf_state,lfd_state,full_state,rst_int_reg,busy);
                                                                  1,fi.
mb_reg,a.
4'b0001,
= 4'b0010,
4'b0011,
= 4'b0101,
4'b0101,
 parameter decode_address
                                  wait till empty
                                 want till empty
load first data
load data
load parity
fifo full state
load after full
                                                                              4'b0110,
4'b0111,
4'b1000;
                                  check_parity_error
reg [3:0] present_state, next_state;
reg [1:0] temp;
 //temp logic
always@(posedge clk)
begin
                     // decides the address of out channel
           end
// reset logic for states
always@(posedge clk)
begin
                      if (!resetn)
                                            present_state<=decode_address; // hard reset</pre>
                       //if there is soft_reset and also using same channel so we do here and opertion else if (((soft_reset_0) && (temp==2'b00)) || ((soft_reset_1) && (temp==2'b1))) || ((soft_reset_2) && (temp==2'b1)))
                                           present_state<=decode_address;
                                            present_state<=next_state;
           end
always@(*)
begin
                 case(present_state)
decode_address: // decode address state
begin
                           if([packet_valid ss (datain==2'b00) ss fifo_empty_0)|| (packet_valid ss (datain==2'b01) ss fifo_empty_1)|| (packet_valid ss (datain==2'b10) ss fifo_empty_2))
                                              next_state<=load_first_data; //lfd_state
                           else if((packet_valid ss (datain==2'b00) ss !fifo_empty_0)||(packet_valid ss (datain==2'b01) ss !fifo_empty_1)||(packet_valid ss (datain==2'b10) ss !fifo_empty_2))
next_state<-wait_till_empty; //wait_till_empty state
                            else
next_state<-decode_address;
                                                                         // same state
                  end
                  load_first_data:
begin
                                                                // load first data state
                           next_state<=load_data;
                  end
                                                //wait till empty state
                  wait_till_empty:
begin
                           if((fifo_empty_0 && (temp==2'b00)))||(fifo_empty_1 && (temp==2'b01))||(fifo_empty_2 && (temp==2'b10))) //fifo is empty and were using same fifo next_state<=load_first_data;
                                            next_state<=wait_till_empty;
                                                           //load data
                   load_data:
                           if(fifo_full==1'bl)
    next_state<=fifo_full_state;</pre>
                                                        if (!fifo_full && !packet_valid)
    next_state<=load_parity;</pre>
                                                        next_state<=load_data;
                            fifo_full_state:
                                                                            //fifo full state
                                    next_state<=fifo_full_state;
                            load_after_full:
                                                                // load after full state
                                     if(!parity_done ss low_packet_valid)
    next_state<=load_parity;
else if(!parity_done ss !low_packet_valid)
    next_state<=load_data;</pre>
                                              else
next_state<=load_after_full;
                            load_parity:
begin
                                                             // load parity state
                                   next state <= check parity error;
```

FSM TB:


```
| Image: | I
```

```
30 Fend
    31
              endtask
    32
    33
             // resetn task
    34
            task rstn;
    35
            □ begin
    36
                                                   // ACTIVE LOW
    37
               @(negedge clk)
    38
              resetn=1'b0;
    39
               @(negedge clk)
    40
              resetn=1'bl;
    41
             - end
    42
             endtask
    43
    44
              // soft reset 0 task
    45
    46
            task soft_rst_0;
                                                                     // ACTIVE HIGH
            🛱 begin
    47
    48
              soft reset 0=1'b1;
    49
              #15 soft reset 0=1'b0;
    50
             - end
    51
              endtask
    52
    53
             // soft reset 1 task
    54
    55
            task soft_rst_1; //ACTIVE HIGH
            🖹 begin
    56
    57
              soft reset l=1'b1;
    58
              #15 soft reset l=1'b0;
    59
             - end
    60
              endtask
   61
   endtask
    // soft_reset_2 task
62
63
64
65
66
67
70
71
72
73
74
75
76
77
78
80
81
82
83
84
85
86
87
88
88
88
88
   task soft_rst_2; // ACTIVE HIGH
begin
soft_reset_2=1'b1;
#15 soft_reset_2=1'b0;
     endtask
    task DA_LFD_LD_LP_CPE_DA;
begin
packet_valid=1'b1;
datain=2'b00;
                                  // TRANSITION FROM DA TO LFD (DA becomes low and LFD becomes high)
     datain=2'b00;
fifo_empty_0=1'b1;
#100;
                                // lfd to ld unconditional)
     packet_valid=0;
fifo_full=0;
                       // ld to lp (fifo_full and packet_valid is 0) (LD becomes low as parity valid is 0) ( lp to cpe is unconditional) // cpe to de (fifo_full is 0)
     end
endtask
    task DA_LFD_LD_FFS_LAF_LP_CPE_DA;
    | Degin | packet valid=1'bl; // TRANSITION FROM DA TO LFD (DA becomes low and LFD becomes high) datain=2'b01; // lfd to ld (is unconditinal)
```


```
#100 fifo_full=l'bl;
                                // ld to ffs
        #20 fifo_full=1'b0;
 92
                                // ffs to laf
 93
 94
                                // laf to lp (lp to cpe is unconditional)
       #20 parity done=0;
       #40 packet_valid=1'b0;
fifo_full=0;
end
 95
 96
                                // cpe to da
 98
 99
        endtask
100
 101 | task DA LFD LD FFS LAF LD LP CPE DA;
 102 - begin
 103
       packet_valid=1'b1; // TRANSITION FROM DA TO LFD (DA becomes low and LFD becomes high)
                             // lfd to ld (is unconditinal)
 104
        datain=2'b01;
 105
        fifo_empty_l=l'bl;
                               // ld to ffs
106
       #100 fifo full=1'bl;
107
       #20 fifo_full=1'b0;
                                // ffs to laf
108
109
                                // laf to 1d
        #20 parity_done=0;
        low_packet_valid=1'b0;
 110
 111
112
        #20 packet_valid=0;
113
        fifo full=0;
                       // ld to lp (lp to cpe unconditional)
114
        #40 packet_valid=1'b0; // cpe to da.
115
116
       fifo full=0;
 117
118
       - end
       endtask
119
120
  121 task DA_LFD_LD_LP_CPE_FFS_LAF_DA;
  122 🛱 begin
                             // TRANSITION FROM DA TO LFD (DA becomes low and LFD becomes high)
        packet_valid=1'b1;
  123
  124
         datain=2'b01;
                              // lfd to ld (is unconditinal)
  125
        fifo_empty_l=1'bl;
  126
         #20 fifo full=0;
  127
        packet valid=0;
  128
                              // ld to lp (lp to cpe unconditional)
  129
  130
         #20 fifo_full=1;
                              // cpe to ffs
  131
  132
        #20 fifo_full=0;
                              // ffs to laf
  133
                              // laf to da
  134
        #40 parity_done=1;
        end
 135
 136
        endtask
  137
      initial

p begin
  138
 139
 140
         initialize;
 141
         rstn;
         DA_LFD_LD_LP_CPE_DA;
  142
  143
         #200;
  144
         DA_LFD_LD_FFS_LAF_LP_CPE_DA;
  145
         #160:
 146
         DA_LFD_LD_FFS_LAF_LD_LP_CPE_DA;
  147
         #200:
  148
         DA_LFD_LD_LP_CPE_FFS_LAF_DA;
 149 #100;
150 ➡ $finish;
```

```
127
        #20 fifo full=0;
128
        packet_valid=0;
                               // ld to lp
                                              (lp to cpe unconditional)
129
130
       #20 fifo full=1;
                               // cpe to ffs
131
132
       #20 fifo full=0;
                               // ffs to laf
133
134
        #40 parity_done=1;
                              // laf to da
135
       - end
136
        endtask
137
138
        initial
139
      □ begin
140
       initialize;
141
        rstn;
142
        DA_LFD_LD_LP_CPE_DA;
143
       #200;
144
       DA_LFD_LD_FFS_LAF_LP_CPE_DA;
145
        #160;
146
        DA_LFD_LD_FFS_LAF_LD_LP_CPE_DA;
147
        #200;
148
        DA_LFD_LD_LP_CPE_FFS_LAF_DA;
149
        #100;
150
        $finish:
151
       - end
        endmodule
152
153
```



Synthesis:




```
module router_sync( input clk,resetn,detect_add,write_enb_reg,read_enb_0,read_enb_1,read_enb_2,empty_0,empty_1,empty_2,full_0,full_1,full_2,
                                                   input [1:0]datain,
output wire vld_out_0,vld_out_1,vld_out_2,
                                                   output reg [2:0]write_enb,
output reg fifo_full, soft_reset_0,soft_reset_1,soft_reset_2);
reg [1:0]temp;
reg [4:0]count0,count1,count2;
always@(posedge clk)
          begin
                     if(!resetn)
                              temp <= 2'd0;
                     else if (detect_add)
                              temp<=datain;
          end
//for fifo full
always@(*)
          begin
                    case (temp)
                               2'b00: fifo_full=full_0;
2'b01: fifo_full=full_1;
2'b10: fifo_full=full_2;
                                                                               // fifo fifo_full takes the value of full of fifo_0
// fifo fifo_full takes the value of full of fifo_1
// fifo fifo_full takes the value of full of fifo_2
                               default fifo_full=0;
                    endcase
//write enable
always@(*)
         begin
                                        if (write_enb_reg)
                                        begin
                                                  case (temp)
                                                             2'b00: write_enb=3'b001;
2'b01: write_enb=3'b010;
2'b10: write_enb=3'b100;
                                                             default: write_enb=3'b000;
                                                  endcase
                                        end
                                        else
                                                  write_enb = 3'b000;
        end
//valid out
assign vld_out_0 = !empty_0;
assign vld_out_1 = !empty_1;
assign vld_out_2 = !empty_2;
//soft reset counter
always@(posedge clk)
begin
                    if(!resetn)
                              count0<=5'b0;
                    else if(vld_out_0)
                              begin
                                        if(!read_enb_0)
                                                  begin
                                                            if(count0==5'b11110)
                                                                      begin
                                                                                soft_reset_0<=1'b1;
                                                                                count0<=1'b0;
                                                                      end
                                                                      begin
                                                                                count0<=count0+1'b1;
                                                                                soft_reset_0<=1'b0;
                                                                      end
                                                 end
                                       else count0<=5'd0;
                    else count0<=5'd0;
```

```
always@(posedge clk)
        begin
                  if (!resetn)
                          count1<=5'b0;
                  else if (vld_out_1)
                          begin
                                   if(!read_enb_1)
                                            begin
                                                     if (count1==5'b11110)
                                                              begin
                                                                        soft_reset_l<=l'bl;
                                                                        count1<=1'b0;
                                                              end
                                                     else
                                                              begin
                                                                        count1<=count1+1'b1;
                                                                       soft_reset_l<=1'b0;
                                                              end
                                   else countl<=5'd0;
                          end
                 else count1<=5'd0;
         end
always@(posedge clk)
               if(!resetn)
                       count2<=5'b0;
               else if (vld_out_2)
                       begin
                               if(!read_enb_2)
                                       begin
                                              if(count2==5'b11110)
                                                      begin
                                                              soft_reset_2<=1'b1;
count2<=1'b0;</pre>
                                                      end
                                              else
                                                      begin
                                                              count2<=count2+1'b1;
                                                              soft_reset_2<=1'b0;
                                                      end
                              else count2<=5'd0;
                       end
               else count2<=5'd0;
       end
```


endmodule TB:

```
module router_sync_tb();
reg clk,resetn,detect_add,write_enb_reg;
          reg [1:0]datain;
         reg red enb_0,read_enb_1,read_enb_2;
reg empty_0,empty_1,empty_2,full_0,full_1,full_2;
wire [2:0]write_enb;
wire fifo_full;
wire soft_reset_0,soft_reset_1,soft_reset_2;
10
         wire vld_out_0,vld_out_1,vld_out_2;
11
       prouter_sync dut(clk,resetn,detect_add,write_enb_reg,read_enb_0,read_enb_1,read_enb_2,empty_0,empty_1,empty_2,full_0,full_1,full_2,datain,
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
         vld_out_0,vld_out_1,vld_out_2,write_enb,fifo_full, soft_reset_0,soft_reset_1,soft_reset_2);
         parameter Tp=20;
         //clock genertaion
      begin
clk=1'b0;
          #(Tp/2) clk = 1'b1;
         # (Tp/2);
         // initialize task
      task initialize;
        {resetn,write_enb_reg,detect_add,datain}=0;
```

```
30 🖨 begin
 31
       {resetn,write enb reg,detect add,datain}=0;
 32
       {read_enb_0,read_enb_1,read_enb_2}=0;
       {empty_0,empty_1,empty_2}=3'b111;
 33
       {full_0,full_1,full_2}=0;
 34
 35
  36
      end
 37
       endtask
 38
 39
       //reset task
 40
 41
 42
 43 🗎 task restn;
 44 🛱 begin
       @(negedge clk)
 45
       resetn=1'b0;
 46
       @(negedge clk)
 47
       resetn=1'b1;
 48
 49
 50
       endtask
 51
       //data in task
 52
 53
 54 | task dataip(input [1:0]i);
 55 🖨 begin
                                      // To drive our data. (00, 01,10)
 56
       @(negedge clk)
 57
       datain=i;
      end
 58
       endtask
 59
 60
       @(negedge clk)
  56
       datain=i;
-end
  57
  58
  59
        endtask
  60
  61
  62 pinitial begin // calling tasks.
  63
       initialize;
  64
       restn;
  65
       dataip(2);
       detect_add=1'b1;
  66
                          // after the two steps its stored in the temp as 10.
  67
  68
       dataip(2);
       write_enb_reg=1'b1;
  69
                                     // we observe write_enb=100
       #Tp;
  70
  71
       dataip(3);
  72
       #Tp dataip(1);
  74
       -//full_2=1;
       full 1=1;
  75
                                // vld out 0=1
  76
       #40 empty_0=0;
        #640; // for 30 clock cycles 30x20=600.
  77
  78
  79
       read_enb_0=1'b1;
  80
       #40 $finish;
       - end
  81
 82 endmodule
```



SYNTHESIS:




```
module router_fifo(clk,resetn,soft_reset,write_enb,read_enb,lfd_state,datain,full,empty,dataout);
//INDUT.OUTROTT
input clk,resetn,soft_reset,write_enb,read_enb,lfd_state;
input [7:0]datadin;
output res [7:0]datadin;
//internal bata types
reg [3:0]read_ptr,write_ptr;
reg [3:0]counc;
reg [0:0]iffo[is:0]://9 BIT DATA WIDTH 1 BIT EXTRA FOR HEADER AND 16 DEPTH SIZE
inneger i;
reg temp;
reg [4:0] incrementer;
//Idg state
always@fposedge clk)
begin
if(!resetn)
temp<=1'b0;
else
temp<=1fd_state;
end
//Incrementer
always@fposedge clk )
begin
if(!resetn)
incrementer<= 0;
else if( !full ss write_enb) ss ( !empty ss read_enb ) )
incrementer<= incrementer + 1;
//inc is increased because data is written
else if( !empty ss read_enb )
incrementer <= incrementer - 1;
else
incrementer <= incrementer - 1;
else
incrementer <= incrementer;</pre>
```

```
//Tull and empty logic
always @(incrementer)
begin
if(incrementer==0) //nothing in fifo
  empty = 1 ;
else
empty = 0;
 if(incrementer==4'blll) // fifo is full
full = 1;
else
full = 0;
end
//Fifo write logic
always@(posedge clk)
begin
               fifo[i] <= 0;
                       end
               //FIFO READ logic
always@(posedge clk)
begin
if(!
             if(!resetn)
     dataout<=8'd0;</pre>
              else
                    begin
                           end
       end
//counter logic
always@(posedge clk)
begin
              if(read_enb &s !empty)
    begin
    if(fifo[read_ptr[3:0]][8])
                                  [o[read_ptr[3:0]][8]] //a header byte is read, an internal counter is loaded with the payload //length of the packet plus(parity byte) and starts decrementing every clock till it reached count<=fifo[read_ptr[3:0]][7:2]+1'b1;
                           end
//pointer logic
always@(posedge clk)
         begin
                   if(!resetn || soft_reset)
                             begin
                                        read_ptr=5'd0;
                                       write_ptr=5'd0;
                             end
                    else
                             begin
                                        if (write_enb && !full)
                                                 write_ptr=write_ptr+l'bl;
                                       end
endmodule
```


```
// stepl: instantiate the RAM module and connect the ports.
       router_fifo dut (clk,resetn,soft_reset,write_enb,read_enb,lfd_state,datain,full,empty,dataout);
    task initialize;
begin
clk=1'b0;
resetn=1'b0;
soft reset=1'b0;
write_enb=1'b0;
read_enb=1'b0;
       always #10 clk=~clk;
       //task for reseting the dut.
       task resetn_dut;
       begin
@(negedge clk)
 33
34
35
36
37
38
39
40
         resetn=1'b0;
        0 (negedge clk)
resetn=l'bl;
         end
         endtask
 42
43
        //task for soft_reset
 44
45
       task soft_reset_dut;
        @(negedge clk)
 46
47
48
49
50
         soft_reset=1'b1;
@(negedge clk)
         soft_reset=1'b0;
 51
52
         endtask
 53
54
         //task for writing into the memory location.
 55
       task write_fifo;
        reg[7:0]payload_data,parity,header;
reg[5:0]payload_length;
 58
      reg[2:0]addr;
□ begin
        ⊨ begin
 59
 60
           @(negedge clk)
           payload_length=6'd14;
 62
63
           addr=2'b01:
          header={payload_length,addr};
          datain=header;
 65
66
         lfd_state=l'bl;
write_enb=l'bl;
         for(k=0;k<payload_length;k=k+1)
        □ begin
           @(negedge clk)
           lfd_state=1'b0;
```

```
// for the next 14 clock cycles
69
70
71
72
73
74
75
76
77
78
79
80
        payload_data={$random} %256;
        datain=payload_data;
        end
        @(negedge clk)
       lfd_state=1'b0;
parity={$random}%256;
        datain=parity;
        end
       endtask
82
83
       //task for raeding from the memory.
84
      task read_fifo;
86 🛱 begin
```

```
= begin
 87
          @(negedge clk)
 88
89
          write_enb=1'b0;
          read_enb=1'b1;
          end
  91
  92
 93
94
         //task for delay
 95
       task delay;
  96
       begin
 97
          #50;
 98
99
          end
          endtask
100
101
102
          //process to call all the task for writing and reading.
103
104
          initial
105
       begin
106
          initialize;
107
        delay;
         resetn_dut;
         reseth_dut;
soft_reset_dut;
write_fifo;
for(i=0;i<17;i=i+1)
read_fifo;</pre>
109
110
111
112
113
         delay;
114
115
         read_enb=1'b0;
         end
116
         endmodule
```



SYNTHESIS:



```
wire [2:0]w_enb;
wire [2:0]soft_reset;
wire [2:0]read_enb;
wire [2:0]empty;
wire [2:0]full;
wire 1fd_state_w;
wire [7:0]data_out_temp[2:0];
wire [7:0]dout;
generate
for(a=0;a<3;a=a+1)
          rrouter_fifo f(.clk(clk), .resetn(resetn), .soft_reset(soft_reset[a]),
.lfd_state(lfd_state_w), .write_enb(w_enb[a]), .datain(dout), .read_enb(read_enb[a]),
.full(full[a]), .empty(empty[a]), .dataout(data_out_temp[a]));
endgenerate
(.clk(clk), .resetn(resetn), .datain(datain[1:0]), .detect_add(detect_add),
.full_0(full[0]), .full_1(full[1]), .full_2(full[2]), .read_enb_0(read_enb[0]),
.read_enb_1(read_enb[1]), .read_enb_2(read_enb[2]), .write_enb_reg(write_enb_reg),
.empt_0(empty[0]), .empty_1(empty[1]), .empty_2(empty[2]), .vld_out_0(vldout_0), .vld_out_1(vldout_1), .vld_out_2(vldout_2),
.soft_reset_0(soft_reset[0]), .soft_reset_1(soft_reset[1]), .soft_reset_2(soft_reset[2]), .write_enb(w_enb), .fifo_full(fifo_full));
 assign read_enb[0]= read_enb_0;
assign read_enb[1]= read_enb_1;
assign read_enb[2]= read_enb_2;
assign data_out_0=data_out_temp[0];
assign data_out_ledata_out_temp[1];
assign data_out_2=data_out_temp[2];
    TOP TB:
   module router_top_tb();
   reg clk, resetn, read_enb_0, read_enb_1, read_enb_2, packet_valid;
   reg [7:0]datain;
   wire [7:0]data_out_0, data_out_1, data_out_2;
   wire vld_out_0, vld_out_1, vld_out_2, err, busy;
   integer i;
```

router_top DUT(.clk(clk),

.resetn (resetn),

.datain(datain), .data_out_0(data_out_0), .data_out_1(data_out_1), .data_out_2(data_out_2), .vldout_0(vld_out_0), .vldout_1(vld_out_1), .vldout_1(vld_out_1), .vldout_2(vld_out_2),

.err(err),
.busv(busv));

.read_enb_0(read_enb_0),
.read_enb_1(read_enb_1),
.read_enb_2(read_enb_2),
.packet_valid(packet_valid),

```
//clock generation
initial
       begin
       clk = 1;
       forever
       #5 clk=~clk;
       end
        task reset;
               begin
                        resetn=1'b0;
                        {read enb 0, read enb 1, read enb 2, packet valid, datain}=0;
                        #10;
                       resetn=1'bl;
               end
       endtask
                               // packet generation payload 8
       task pktm_gen_8;
                       reg [7:0]header, payload_data, parity;
                        reg [8:0]payloadlen;
                        begin
                               parity=0;
                               wait (!busy)
                               begin
                               @(negedge clk);
                               payloadlen=8;
                                packet_valid=1'b1;
                               header={payloadlen,2'b10};
                                datain=header;
                               parity=parity^datain;
                                end
                                @(negedge clk);
                               for (i=0; i < payloadlen; i=i+1)
                                        begin
                                        wait (!busy)
                                        @(negedge clk);
                                        payload_data={$random} %256;
                                        datain=payload_data;
                                        parity=parity^datain;
                                        end
```

```
wait (!busy)
                                            @(negedge clk);
                                            packet_valid=0;
                                           datain=parity;
repeat (30)
                           @(negedge clk);
                          read_enb_1=1'b1;
                          end
endtask
        task pktm_gen_5;
                                   // packet generation payload 8
                          reg [7:0]header, payload_data, parity;
                          reg [4:0]payloadlen;
                          begin
                                   parity=0;
                                   wait (!busy)
                                   begin
                                   @(negedge clk);
                                   payloadlen=5;
                                   packet_valid=1'b1;
                                   header=[payloadlen,2'b10];
                                   datain=header;
                                   parity=parity^datain;
                                   end
                                   @(negedge clk);
                                   for (i=0;i<payloadlen;i=i+1)
                                           begin
                                            wait (!busy)
                                            @(negedge clk);
                                            payload_data={$random}%256;
                                            datain=payload_data;
                                            parity=parity^datain;
                                            end
                                   wait (!busy)
                                            @(negedge clk);
                                            packet_valid=0;
                                            datain=parity;
                                            repeat (30)
                           @(negedge clk);
                           read_enb_2=1'b1;
endtask
initial
begin
                           end
                     reset:
                    reset;

#10;

pktm_gen_8;


pktm_gen_5;


#1000;

$finish;
              end
```

endmodule

Synthesis Circuit:





Simulation Waveform:

