

ROUTER PROJECT REPORT

Code: ROUTER Register RTL

```
module router_reg(input clk,resetn,packet_valid,
                  input [7:0] datain,
                  input fifo_full,detect_add,ld_state,laf_state,full_state,lfd_state,rst_int_reg,
                  output reg err,parity_done,low_packet_valid,
                  output reg [7:0] dout);

reg [7:0] hold_header_byte,fifo_full_state_byte,internal_parity,packet_parity_byte;
//-----
//parity done
always@(posedge clk)
begin
    if(!resetn)
        begin
            parity_done<=1'b0;
        end
    else
        begin
            if(ld_state && !fifo_full && !packet_valid)
                parity_done<=1'b1;
            else if(laf_state && low_packet_valid && !parity_done)
                parity_done<=1'b1;
            else
                begin
                    if(detect_add)
                        parity_done<=1'b0;
                    end
                end
        end
    end
end
//-----
//low_packet valid
always@(posedge clk)
begin
    if(!resetn)
        low_packet_valid<=1'b0;
    else
        begin
            if(rst_int_reg)
                low_packet_valid<=1'b0;
            if(ld_state==1'b1 && packet_valid==1'b0)
                low_packet_valid<=1'b1;
            end
        end
    end
end
```

```

//-----
//dout
always@(posedge clk)
    begin
        if(!resetn)
            dout<=8'b0;
        else
            begin
                if(detect_add && packet_valid)
                    hold_header_byte<=datain;
                else if(lfd_state)
                    dout<=hold_header_byte;
                else if(ld_state && !fifo_full)
                    dout<=datain;
                else if(ld_state && fifo_full)
                    fifo_full_state_byte<=datain;
                else
                    begin
                        if(laf_state)
                            dout<=fifo_full_state_byte;
                        end
                    end
            end
    end
//-----
// internal parity
always@(posedge clk)
    begin
        if(!resetn)
            internal_parity<=8'b0;
        else if(lfd_state)
            internal_parity<=internal_parity ^ hold_header_byte;
        else if(ld_state && packet_valid && !full_state)
            internal_parity<=internal_parity ^ datain;
        else
            begin
                if (detect_add)
                    internal_parity<=8'b0;
                end
            end
    end
//-----
//error and packet_
always@(posedge clk)
    begin
        if(!resetn)
            packet_parity_byte<=8'b0;
        else
            begin
                if(!packet_valid && ld_state)
                    packet_parity_byte<=datain;
                end
            end
    end
//-----
//error
always@(posedge clk)
    begin
        if(!resetn)
            err<=1'b0;
        else
            begin
                if(parity_done)
                    begin
                        if(internal_parity!=packet_parity_byte)
                            err<=1'b1;
                        else
                            err<=1'b0;
                        end
                    end
            end
    end
endmodule

```

ROUTER REGISTER TB:

```

1 module router_reg_tb();
2 reg [7:0] datain;
3 reg clk, resetn, packet_valid, fifo_full, detect_add, ld_state, laf_state, full_state, lfd_state, rst_int_reg;
4 wire err, parity_done, low_packet_valid;
5 wire [7:0] dout;
6
7 reg [7:0] hold_header_byte, fifo_full_state_byte, internal_parity, packet_parity_byte; // for internal registers
8
9 router_reg dut(clk, resetn, packet_valid, datain, fifo_full, detect_add, ld_state, laf_state, full_state, lfd_state, rst_int_reg, err, parity_done, low_packet_valid, dout);
10 // instantiate the design(rtl)
11
12 // task for initiating the input.
13
14 task initialise;
15 begin
16 clk=1'b0;
17 resetn=1'b0;
18 packet_valid=1'b0;
19 fifo_full=0;
20 detect_add=0;
21 ld_state=0;
22 laf_state=0;
23 full_state=0;
24 lfd_state=0;
25 rst_int_reg=0;
26 end
27 endtask
28
29 // clock
30
31 // clock
32 always #10 clk=~clk;
33
34 //task for resetting
35
36 task rstn;
37 begin
38 @(negedge clk)
39 resetn=1'b0;
40 @(negedge clk)
41 resetn=1'b1;
42 end
43 endtask
44
45 initial
46 begin
47 initialise;
48 rstn;
49 fifo_full=0;
50 full_state=0;
51
52 packet_valid=1; // it will be in hold header byte
53 datain=5;
54 detect_add=1;
55
56 detect_add=0;
57 lfd_state=1; // dout=5 ( as header header byte becomes as an output)
58
59 lfd_state=0;
60
61 datain=7;
62
63 ld_state=1;
64 datain=8;
65 datain=2; // will observe 7,8,2,3 at dout
66 datain=3;
67
68 ld_state=0; // datain will be stored in ffb.
69 fifo_full=1;
70 full_state=1;
71 datain=2;
72
73 // check whether the data is read from ffb:
74
75 fifo_full=0;
76 full_state=0;
77 laf_state=1; // 2 should be available at dout.
78
79 laf_state=0; // parity byte
80 packet_valid=0;
81 datain=3; // stored in Packet parity register
82 rst_int_reg=1;
83
84 // (internal parity=xor of header and payload)
85 // 5^7=Res ^8.....)
86 //internal_parity= parity_reg_previous^header_byte;
87 //parity_reg=parity_reg_previous^payload1
88
89 end
90 initial #180 $finish;
91 endmodule

```

SIMULATION:


```

module router_fsm(input clk,resetn,packet_valid,
                  input [1:0] datain,
                  input fifo_full,fifo_empty_0,fifo_empty_1,fifo_empty_2,soft_reset_0,soft_reset_1,soft_reset_2,parity_done, low_packet_valid,
                  output write_enb_reg,detect_add,ld_state,laf_state,lfd_state,full_state,rst_int_reg,busy);

parameter decode_address = 4'b0001,
          wait_till_empty = 4'b0010,
          load_first_data = 4'b0011,
          load_data = 4'b0100,
          load_parity = 4'b0101,
          fifo_full_state = 4'b0110,
          load_after_full = 4'b0111,
          check_parity_error = 4'b1000;

reg [3:0] present_state, next_state;
reg [1:0] temp;
//-----
//temp logic
always@(posedge clk)
begin
    if(~resetn)
        temp<=2'b0;
    else if(detect_add) // decides the address of out channel
        temp<=datain;
    end
//-----
// reset logic for states
always@(posedge clk)
begin
    if(!resetn)
        present_state<=decode_address; // hard reset
        //if there is soft_reset and also using same channel so we do here and operation
    else if (((soft_reset_0) && (temp==2'b00)) || ((soft_reset_1) && (temp==2'b01)) || ((soft_reset_2) && (temp==2'b10)))
        present_state<=decode_address;
    else
        present_state<=next_state;
    end
//-----
//state machine logic
always@(*)
begin
    case(present_state)
    decode_address: // decode address state
    begin
        if((packet_valid && (datain==2'b00) && fifo_empty_0) || (packet_valid && (datain==2'b01) && fifo_empty_1) || (packet_valid && (datain==2'b10) && fifo_empty_2))
            next_state<=load_first_data; //lfd_state
        else if((packet_valid && (datain==2'b00) && !fifo_empty_0) || (packet_valid && (datain==2'b01) && !fifo_empty_1) || (packet_valid && (datain==2'b10) && !fifo_empty_2))
            next_state<=wait_till_empty; //wait till empty state
        else
            next_state<=decode_address; // same state
    end
//-----
load_first_data: // load first data state
begin
    next_state<=load_data;
end
//-----
wait_till_empty: //wait till empty state
begin
    if(((fifo_empty_0 && (temp==2'b00)) || (fifo_empty_1 && (temp==2'b01)) || (fifo_empty_2 && (temp==2'b10))) //fifo is empty and were using same fifo
        next_state<=load_first_data;
    else
        next_state<=wait_till_empty;
    end
//-----
load_data: //load data
begin
    if(fifo_full==1'b1)
        next_state<=fifo_full_state;
    else
        begin
            if (!fifo_full && !packet_valid)
                next_state<=load_parity;
            else
                next_state<=load_data;
            end
        end
end
//-----
fifo_full_state: //fifo full state
begin
    if(fifo_full==0)
        next_state<=load_after_full;
    else
        next_state<=fifo_full_state;
end
//-----
load_after_full: // load after full state
begin
    if(!parity_done && low_packet_valid)
        next_state<=load_parity;
    else if(!parity_done && !low_packet_valid)
        next_state<=load_data;
    else
        begin
            if(parity_done==1'b1)
                next_state<=decode_address;
            else
                next_state<=load_after_full;
            end
        end
end
//-----
load_parity: // load parity state
begin
    next_state<=check_parity_error;
end
end

```

```

//-----
check_parity_error:           // check parity error
begin
    if(!fifo_full)
        next_state<=decode_address;
    else
        next_state<=fifo_full_state;
    end
//-----
default:                       //default state
    next_state<=decode_address;
endcase                         // state machine completed
end
//-----
// output logic

assign busy=((present_state==load_first_data)|| (present_state==load_parity)|| (present_state==fifo_full_state)|| (present_state==load_after_full)|| (present_state==wait_till_empty)
|| (present_state==check_parity_error)) ?1:0;
assign detect_add=((present_state==decode_address)) ?1:0;
assign lfd_state=((present_state==load_first_data)) ?1:0;
assign ld_state=((present_state==load_data)) ?1:0;
assign write_enb_reg=((present_state==load_data)|| (present_state==load_after_full)|| (present_state==load_parity)) ?1:0;
assign full_state=((present_state==fifo_full_state)) ?1:0;
assign laf_state=((present_state==load_after_full)) ?1:0;
assign rst_int_reg=((present_state==check_parity_error)) ?1:0;

endmodule

```

FSM TB:

```

Ln#
1 module router_fsm_tb();
2 reg clk, resetn, packet_valid, fifo_full, fifo_empty_0, fifo_empty_1, fifo_empty_2, soft_reset_0, soft_reset_1, soft_reset_2, parity_done, low_packet_valid;
3 reg [1:0] datain;
4 wire write_enb_reg, detect_add, ld_state, laf_state, lfd_state, full_state, rst_int_reg, busy;
5
6 router_fsm dut (clk, resetn, packet_valid, datain,
7 fifo_full, fifo_empty_0, fifo_empty_1, fifo_empty_2, soft_reset_0, soft_reset_1, soft_reset_2, parity_done, low_packet_valid, write_enb_reg, detect_add, ld_state, laf_state, lfd_state, full_state, rst_int_reg, busy);
8
9 parameter Tp=20;
10
11 //clock generation.
12
13 always begin
14     clk=1'b0;
15     #( Tp/2) clk=1'b1;
16     #( Tp/2) ;
17 end
18
19 // initialize task
20
21 task initialize;
22 begin
23     {resetn, soft_reset_0, soft_reset_1, soft_reset_2}=0;
24     datain=0;
25     {packet_valid, low_packet_valid}=2'b00;
26     fifo_full=0;
27     parity_done=0;
28     {fifo_empty_0, fifo_empty_1, fifo_empty_2}=3'b111;
29 end
30 endtask
31

```

```

30   end
31   endtask
32
33   // resetn task
34
35   task rstn;
36   begin                                // ACTIVE LOW
37       @(negedge clk)
38       resetn=1'b0;
39       @(negedge clk)
40       resetn=1'b1;
41   end
42   endtask
43
44   // soft_reset_0 task
45
46   task soft_rst_0;                    // ACTIVE HIGH
47   begin
48       soft_reset_0=1'b1;
49       #15 soft_reset_0=1'b0;
50   end
51   endtask
52
53   // soft_reset_1 task
54
55   task soft_rst_1;                    //ACTIVE HIGH
56   begin
57       soft_reset_1=1'b1;
58       #15 soft_reset_1=1'b0;
59   end
60   endtask
61

```

```

60   endtask
61
62   // soft_reset_2 task
63
64
65
66   task soft_rst_2;    // ACTIVE HIGH
67   begin
68       soft_reset_2=1'b1;
69       #15 soft_reset_2=1'b0;
70   end
71   endtask
72
73   task DA_LFD_LD_LP_CPE_DA;
74   begin
75       packet_valid=1'b1;                // TRANSITION FROM DA TO LFD   (DA becomes low and LFD becomes high)
76       datain=2'b00;                    // lfd to ld unconditional)
77       fifo_empty_0=1'b1;
78       #100;
79
80       packet_valid=0;                    // ld to lp   (fifo_full and packet_valid is 0)   (LD becomes low as parity valid is 0)   (lp to cpe is unconditional)
81       fifo_full=0;                      // cpe to de (fifo_full is 0)
82   end
83   endtask
84
85   task DA_LFD_LD_FFS_LAF_LP_CPE_DA;
86   begin
87       packet_valid=1'b1;                // TRANSITION FROM DA TO LFD   (DA becomes low and LFD becomes high)
88       datain=2'b01;                    // lfd to ld (is unconditional)
89       fifo_empty_1=1'b1;
90

```



```


91  #100 fifo_full=1'b1;      // ld to ffs
92  #20 fifo_full=1'b0;      // ffs to laf
93
94  #20 parity_done=0;        // laf to lp   (lp to cpe is unconditional)
95  low_packet_valid=1'b1;
96  #40 packet_valid=1'b0;
97  fifo_full=0;              // cpe to da
98  end
99  endtask
100
101  task DA_LFD_LD_FFS_LAF_LD_LP_CPE_DA;
102  begin
103  packet_valid=1'b1;        // TRANSITION FROM DA TO LFD   (DA becomes low and LFD becomes high)
104  datain=2'b01;             // lfd to ld (is unconditional)
105  fifo_empty_1=1'b1;
106  #100 fifo_full=1'b1;      // ld to ffs
107  #20 fifo_full=1'b0;      // ffs to laf
108
109  #20 parity_done=0;        // laf to ld
110  low_packet_valid=1'b0;
111
112  #20 packet_valid=0;
113  fifo_full=0;              // ld to lp   (lp to cpe unconditional)
114
115  #40 packet_valid=1'b0;    // cpe to da.
116  fifo_full=0;
117
118  end
119  endtask
120

```

```

120
121  task DA_LFD_LD_LP_CPE_FFS_LAF_DA;
122  begin
123  packet_valid=1'b1;        // TRANSITION FROM DA TO LFD   (DA becomes low and LFD becomes high)
124  datain=2'b01;             // lfd to ld (is unconditional)
125  fifo_empty_1=1'b1;
126
127  #20 fifo_full=0;
128  packet_valid=0;           // ld to lp   (lp to cpe unconditional)
129
130  #20 fifo_full=1;          // cpe to ffs
131
132  #20 fifo_full=0;          // ffs to laf
133
134  #40 parity_done=1;        // laf to da
135  end
136  endtask
137
138  initial
139  begin
140  initialize;
141  rstn;
142  DA_LFD_LD_LP_CPE_DA;
143  #200;
144  DA_LFD_LD_FFS_LAF_LP_CPE_DA;
145  #160;
146  DA_LFD_LD_FFS_LAF_LD_LP_CPE_DA;
147  #200;
148  DA_LFD_LD_LP_CPE_FFS_LAF_DA;
149  #100;
150  $finish;

```

SYNCHRONIZER RTL:

```

module router_sync( input clk,resetn,detect_add,write_enb_reg,read_enb_0,read_enb_1,read_enb_2,empty_0,empty_1,empty_2,full_0,full_1,full_2,
                    input [1:0]datain,
                    output wire vld_out_0,vld_out_1,vld_out_2,
                    output reg [2:0]write_enb,
                    output reg fifo_full, soft_reset_0,soft_reset_1,soft_reset_2);

reg [1:0]temp;
reg [4:0]count0,count1,count2;

//-----
always@(posedge clk)
begin
    if(!resetn)
        temp <= 2'd0;
    else if(detect_add)
        temp<=datain;
    end

//-----
//for fifo full
always@(*)
begin
    case(temp)
        2'b00: fifo_full=full_0;           // fifo fifo_full takes the value of full of fifo_0
        2'b01: fifo_full=full_1;           // fifo fifo_full takes the value of full of fifo_1
        2'b10: fifo_full=full_2;           // fifo fifo_full takes the value of full of fifo_2
        default fifo_full=0;
    endcase
end

//-----
//write enable
always@(*)
begin
    if(write_enb_reg)
    begin
        case(temp)
            2'b00: write_enb=3'b001;
            2'b01: write_enb=3'b010;
            2'b10: write_enb=3'b100;
            default: write_enb=3'b000;
        endcase
    end
    else
        write_enb = 3'b000;
    end

//-----
//valid out
assign vld_out_0 = !empty_0;
assign vld_out_1 = !empty_1;
assign vld_out_2 = !empty_2;
//-----
//soft reset counter
always@(posedge clk)
begin
    if(!resetn)
        count0<=5'b0;
    else if(vld_out_0)
    begin
        if(!read_enb_0)
        begin
            if(count0==5'b11110)
            begin
                soft_reset_0<=1'b1;
                count0<=1'b0;
            end
            else
            begin
                count0<=count0+1'b1;
                soft_reset_0<=1'b0;
            end
        end
        else count0<=5'd0;
    end
    else count0<=5'd0;
end
end

```

```

always@(posedge clk)
begin
    if(!resetsn)
        count1<=5'b0;
    else if(vld_out_1)
        begin
            if(!read_enb_1)
                begin
                    if(count1==5'b11110)
                        begin
                            soft_reset_1<=1'b1;
                            count1<=1'b0;
                        end
                    else
                        begin
                            count1<=count1+1'b1;
                            soft_reset_1<=1'b0;
                        end
                end
            else count1<=5'd0;
        end
    else count1<=5'd0;
end

always@(posedge clk)
begin
    if(!resetsn)
        count2<=5'b0;
    else if(vld_out_2)
        begin
            if(!read_enb_2)
                begin
                    if(count2==5'b11110)
                        begin
                            soft_reset_2<=1'b1;
                            count2<=1'b0;
                        end
                    else
                        begin
                            count2<=count2+1'b1;
                            soft_reset_2<=1'b0;
                        end
                end
            else count2<=5'd0;
        end
    else count2<=5'd0;
end

endmodule

```

TB:

```

1 module router_sync_tb();
2 reg clk, resetsn, detect_add, write_enb_reg;
3
4 reg [1:0] datain;
5 reg read_enb_0, read_enb_1, read_enb_2;
6 reg empty_0, empty_1, empty_2, full_0, full_1, full_2;
7 wire [2:0] write_enb;
8 wire fifo_full;
9 wire soft_reset_0, soft_reset_1, soft_reset_2;
10 wire vld_out_0, vld_out_1, vld_out_2;
11
12 router_sync dut(clk, resetsn, detect_add, write_enb_reg, read_enb_0, read_enb_1, read_enb_2, empty_0, empty_1, empty_2, full_0, full_1, full_2, datain,
13 vld_out_0, vld_out_1, vld_out_2, write_enb, fifo_full, soft_reset_0, soft_reset_1, soft_reset_2);
14
15 parameter Tp=20;
16
17 //clock genertaion
18
19
20 always
21 begin
22 clk=1'b0;
23 #(Tp/2) clk = 1'b1;
24 #(Tp/2);
25 end
26
27 // initialize task
28
29 task initialize;
30 begin
31 {resetsn, write_enb_reg, detect_add, datain}=0;
32 {read_enb_0, read_enb_1, read_enb_2}=0;

```

```

30   begin
31       {resetn,write_enb_reg,detect_add,datain}=0;
32       {read_enb_0,read_enb_1,read_enb_2}=0;
33       {empty_0,empty_1,empty_2}=3'b111;
34       {full_0,full_1,full_2}=0;
35
36   end
37   endtask
38
39
40   //reset task
41
42
43   task restn;
44   begin
45       @(negedge clk)
46       resetn=1'b0;
47       @(negedge clk)
48       resetn=1'b1;
49   end
50   endtask
51
52   //data in task
53
54   task dataip(input [1:0]i);
55   begin                                     // To drive our data. (00, 01,10)
56       @(negedge clk)
57       datain=i;
58   end
59   endtask
60


```

```


56   @(negedge clk)
57   datain=i;
58   end
59   endtask
60
61
62   initial begin    // calling tasks.
63       initialize;
64       restn;
65       dataip(2);
66       detect_add=1'b1;    // after the two steps its stored in the temp as 10.
67
68       dataip(2);
69       write_enb_reg=1'b1;    // we observe write_enb=100
70       #1p;
71       dataip(3);
72       #1p dataip(1);
73   //full_0=1;
74   //full_2=1;
75   full_1=1;
76   #40 empty_0=0;    // vld_out_0=1
77   #640;    // for 30 clock cycles 30x20=600.
78
79   read_enb_0=1'b1;
80   #40 $finish;
81   end
82   endmodule

```

SIMULATION:



SYNTHESIS:



ROUTER FIFO RTL

```

module router_fifo(clk,resetn,soft_reset,write_enb,read_enb,lfd_state,datain,full,empty,dataout);
//INPUT,OUTPUT
input clk,resetn,soft_reset,write_enb,read_enb,lfd_state;
input [7:0]datain;
output reg full,empty;
output reg [7:0]dataout;
//internal Data types
reg [3:0]read_ptr,write_ptr;
reg [5:0]count;
reg [8:0]fifo[15:0];//9 BIT DATA WIDTH 1 BIT EXTRA FOR HEADER AND 16 DEPTH SIZE
integer i;
reg temp;
reg [4:0] incrementer;
//lfd_state
always@(posedge clk)
begin
    if(!resetn)
        temp<=1'b0;
    else
        temp<=lfd_state;
    end
//Incrementer
always @(posedge clk )
begin
    if( !resetn )
        incrementer <= 0;

    else if( (!full && write_enb) && ( !empty && read_enb ) )
        incrementer<= incrementer;

    else if( !full && write_enb )
        incrementer <=  incrementer + 1;
        //inc is increased because data is written

    else if( !empty && read_enb )
        incrementer <=  incrementer - 1;
        // inc is decrease because data is read

    else
        incrementer <=  incrementer;
end
end

```



```

//full and empty logic
always @(incrementer)
begin
if (incrementer==0) //nothing in fifo
empty = 1;
else
empty = 0;

if (incrementer==4'b1111) // fifo is full
full = 1;
else
full = 0;
end

//Fifo write logic
always@(posedge clk)
begin
if (!resetn || soft_reset)
begin
for (i=0; i<16; i=i+1)
fifo[i]<=0;
end

else if (write_enb && !full)
(fifo[write_ptr[3:0]][8],fifo[write_ptr[3:0]][7:0])<={temp,datain}; //temp=1 for header data and 0 for other data

end

//-----
//FIFO READ logic
always@(posedge clk)
begin
if (!resetn)
dataout<=8'd0;

else if (soft_reset)
dataout<=8'bzz;

else
begin
if (read_enb && !empty)
dataout<=fifo[read_ptr[3:0]];
if (count==0) // COMPLETELY READ
dataout<=8'bzz;
end
end

//-----
//counter logic
always@(posedge clk)
begin
if (read_enb && !empty)
begin
if (fifo[read_ptr[3:0]][8]) //a header byte is read, an internal counter is loaded with the payload
//length of the packet plus (parity byte) and starts decrementing every clock till it reached
count<=fifo[read_ptr[3:0]][7:2]+1'b1;

else if (count!=6'd0)
count<=count-1'b1;
end
end

end

//-----
//pointer logic
always@(posedge clk)
begin
if (!resetn || soft_reset)
begin
read_ptr=5'd0;
write_ptr=5'd0;
end

else
begin
if (write_enb && !full)
write_ptr=write_ptr+1'b1;

if (read_enb && !empty)
read_ptr=read_ptr+1'b1;
end
end

endmodule

```

FIFO TB:

```

1 module router_fifo_tb();
2 reg clk, resetn, soft_reset, write_enb, read_enb, lfd_state;
3 reg [7:0] datain;
4 wire empty, full;
5 wire [7:0] dataout;
6 integer i;
7 integer k;
8
9 // step1: instantiate the RAM module and connect the ports.
10
11 router_fifo dut (clk, resetn, soft_reset, write_enb, read_enb, lfd_state, datain, full, empty, dataout);
12
13 // task for initiating the input.
14
15 task initialize ;
16 begin
17   clk=1'b0;
18   resetn=1'b0;
19   soft_reset=1'b0;
20   write_enb=1'b0;
21   read_enb=1'b0;
22 end
23 endtask
24
25
26 always #10 clk=~clk;
27
28 //task for resetting the dut.
29
30
31

```

```

32 task resetn_dut;
33 begin
34   @(negedge clk)
35   resetn=1'b0;
36   @(negedge clk)
37   resetn=1'b1;
38 end
39 endtask
40
41
42 //task for soft_reset
43
44 task soft_reset_dut;
45 begin
46   @(negedge clk)
47   soft_reset=1'b1;
48   @(negedge clk)
49   soft_reset=1'b0;
50 end
51 endtask
52
53 //task for writing into the memory location.
54
55 task write_fifo;
56 reg [7:0] payload_data, parity, header;
57 reg [5:0] payload_length;
58 reg [2:0] addr;
59 begin

```

```

59 begin
60   @(negedge clk)
61   payload_length=6'd14;
62   addr=2'b01;
63   header=[payload_length, addr];
64   datain=header;
65   lfd_state=1'b1;
66   write_enb=1'b1;
67
68   for (k=0; k<payload_length; k=k+1) // for the next 14 clock cycles
69   begin
70     @(negedge clk)
71     lfd_state=1'b0;
72     payload_data={$random}%256;
73     datain=payload_data;
74   end
75   @(negedge clk)
76   lfd_state=1'b0;
77   parity={$random}%256;
78   datain=parity;
79   end
80 endtask
81
82 //task for raeding from the memory.
83
84
85 task read_fifo;
86 begin


```

```


86  begin
87  @(negedge clk)
88  write_enb=1'b0;
89  read_enb=1'b1;
90  end
91  endtask
92
93  //task for delay
94
95  task delay;
96  begin
97  #50;
98  end
99  endtask
100
101
102  //process to call all the task for writing and reading.
103
104  initial
105  begin
106  initialize;
107  delay;
108
109  resetn_dut;
110  soft_reset_dut;
111  write_fifo;
112  for(i=0;i<17;i=i+1)
113  read_fifo;
114  delay;
115  read_enb=1'b0;
116  end
117  endmodule

```

SIMULATION:



SYNTHESIS:




```

module router_top(input clk, resetn, packet_valid, read_enb_0, read_enb_1, read_enb_2,
                  input [7:0]datain,
                  output vldout_0, vldout_1, vldout_2, err, busy,
                  output [7:0]data_out_0, data_out_1, data_out_2);

wire [2:0]w_enb;
wire [2:0]soft_reset;
wire [2:0]read_enb;
wire [2:0]empty;
wire [2:0]full;
wire lfd_state_w;
wire [7:0]data_out_temp[2:0];
wire [7:0]dout;

    genvar a;

generate
for(a=0;a<3;a=a+1)

begin:fifo
    router_fifo f(.clk(clk), .resetn(resetn), .soft_reset(soft_reset[a]),
        .dout(dout), .fifo_full(fifo_full), .detect_add(detect_add),
        .lfd_state(lfd_state_w), .write_enb(w_enb[a]), .datain(dout), .read_enb(read_enb[a]),
        .full(full[a]), .empty(empty[a]), .dataout(data_out_temp[a]));
    end
endgenerate

router_reg rl(.clk(clk), .resetn(resetn), .packet_valid(packet_valid), .datain(datain),
    .dout(dout), .fifo_full(fifo_full), .detect_add(detect_add),
    .ld_state(ld_state), .laf_state(laf_state), .full_state(full_state),
    .lfd_state(lfd_state_w), .rst_int_reg(rst_int_reg), .err(err), .parity_done(parity_done), .low_packet_valid(low_packet_valid));

router_fsm fsm(.clk(clk), .resetn(resetn), .packet_valid(packet_valid),
    .datain(datain[1:0]), .soft_reset_0(soft_reset[0]), .soft_reset_1(soft_reset[1]), .soft_reset_2(soft_reset[2]),
    .fifo_full(fifo_full), .fifo_empty_0(empty[0]), .fifo_empty_1(empty[1]), .fifo_empty_2(empty[2]),
    .parity_done(parity_done), .low_packet_valid(low_packet_valid), .busy(busy), .rst_int_reg(rst_int_reg),
    .full_state(full_state), .lfd_state(lfd_state_w), .laf_state(laf_state), .ld_state(ld_state),
    .detect_add(detect_add), .write_enb_reg(write_enb_reg));

router_sync s(.clk(clk), .resetn(resetn), .datain(datain[1:0]), .detect_add(detect_add),
    .full_0(full[0]), .full_1(full[1]), .full_2(full[2]), .read_enb_0(read_enb[0]),
    .read_enb_1(read_enb[1]), .read_enb_2(read_enb[2]), .write_enb_reg(write_enb_reg),
    .empty_0(empty[0]), .empty_1(empty[1]), .empty_2(empty[2]), .vld_out_0(vldout_0), .vld_out_1(vldout_1), .vld_out_2(vldout_2),
    .soft_reset_0(soft_reset[0]), .soft_reset_1(soft_reset[1]), .soft_reset_2(soft_reset[2]), .write_enb(w_enb), .fifo_full(fifo_full));

assign read_enb[0]= read_enb_0;
assign read_enb[1]= read_enb_1;
assign read_enb[2]= read_enb_2;
assign data_out_0=data_out_temp[0];
assign data_out_1=data_out_temp[1];
assign data_out_2=data_out_temp[2];

endmodule

```

TOP TB:

```

module router_top_tb();

reg clk, resetn, read_enb_0, read_enb_1, read_enb_2, packet_valid;
reg [7:0]datain;
wire [7:0]data_out_0, data_out_1, data_out_2;
wire vld_out_0, vld_out_1, vld_out_2, err, busy;
integer i;

router_top DUT(.clk(clk),
    .resetn(resetn),
    .read_enb_0(read_enb_0),
    .read_enb_1(read_enb_1),
    .read_enb_2(read_enb_2),
    .packet_valid(packet_valid),
    .datain(datain),
    .data_out_0(data_out_0),
    .data_out_1(data_out_1),
    .data_out_2(data_out_2),
    .vldout_0(vld_out_0),
    .vldout_1(vld_out_1),
    .vldout_2(vld_out_2),
    .err(err),
    .busy(busy) );

```

```

//clock generation
initial
begin
    clk = 1;
    forever
    #5 clk=~clk;
end

task reset;
    begin
        resetn=1'b0;
        {read_enb_0, read_enb_1, read_enb_2, packet_valid, datain}=0;
        #10;
        resetn=1'b1;
    end
endtask

task pktm_gen_8;          // packet generation payload 8
    reg [7:0]header, payload_data, parity;
    reg [8:0]payloadlen;

    begin
        parity=0;
        wait(!busy)
        begin
            @(negedge clk);
            payloadlen=8;
            packet_valid=1'b1;
            header={payloadlen,2'b10};
            datain=header;
            parity=parity^datain;
        end
        @(negedge clk);

        for(i=0;i<payloadlen;i=i+1)
            begin
                wait(!busy)
                @(negedge clk);
                payload_data={$random}%256;
                datain=payload_data;
                parity=parity^datain;
            end
    end
endtask

```

```

        wait(!busy)
        @(negedge clk);
        packet_valid=0;
        datain=parity;
        repeat(30)

    @(negedge clk);
    read_enb_1=1'b1;
end

endtask

task pktm_gen_5;           // packet generation payload 8
    reg [7:0]header, payload_data, parity;
    reg [4:0]payloadlen;
    begin
        parity=0;
        wait(!busy)
        begin
            @(negedge clk);
            payloadlen=5;
            packet_valid=1'b1;
            header={payloadlen,2'b10};
            datain=header;
            parity=parity^datain;
        end
        @(negedge clk);

        for(i=0;i<payloadlen;i=i+1)
            begin
                wait(!busy)
                @(negedge clk);
                payload_data={$random}%256;
                datain=payload_data;
                parity=parity^datain;
            end

        wait(!busy)
        @(negedge clk);
        packet_valid=0;
        datain=parity;
        repeat(30)

    @(negedge clk);
    read_enb_2=1'b1;
end


endtask


initial
    begin
        reset;
        #10;
        pktm_gen_8;
        pktm_gen_5;
        #1000;
        $finish;
    end

endmodule

```


Synthesis Circuit:





Simulation Waveform:

