<u>DETECTION AND CORRECTION OF TIMING VIOLATIONS IN</u> <u>SEQUENTIAL CIRCUITS</u>

STA TERM WORK REPORT

Submitted by

- 1. CB.EN.EN.P2VLD21016 S. Chandra Moulee VLD03
- 2. CB.EN.EN.P2VLD21014 Pasupuleti Lalith Sri Subramaneshwara Rao VLD03

Abstract:

Sequential circuits work based on the clock signal, timing violations in the sequential circuits depend on the clock signal only. Static Timing analysis for any circuit depends on timing checks, design constraints and libraries. The design constraints are provided by the user and the library files are pre defined, so the timing check is the only parameter that can be changed in order to avoid any violation while designing itself. The timing chek depends on the timing path (critical path), arrival time, required time and min, max slack. Timing path refers to the path between the start point of the input port of the launch flip flop and the output port of the capture flip flop. Slack is the difference between the required and arrival time. Required time is the difference between the clock and setup time and arrival time is the difference between the clk-Q propagation time and combinational delay. Minimum slack is (Arrival time - Required time) and Maximum slack is (Required time - Arrival time). Slack of a sequential circuit depends on the clock signal, setup and hold times. The setup and hold times is based on the active edge of the clock signal, so the entire is indirectly based on the clock signal and its active edge. The setup and hold analysis depends on the paths such as register-register, input-register, register-output, input-output and other factors such as clock gating, recovery, removal time, data-data path, latch, slew, load (Fan-out, Capacitance) and clock timings (skew, pulse width). Even though the circuits are designed based on the timing analysis, it will not be the same when it is implemented in the hardware due to a factor called On-Chip variation (OCV). Usually OCV value will be around 20% i.e., for a circuit of clock with 10ns, due to OCV, it might oscillate between 0/8 to 1.2 ns. The increase in the delay value due to OCV is called "Clock push-out" and the decrease in delay value is called "Clock pull-in". Decrease in the clock signal signal timing will lead to the setup time violation. Synchronous sequential circuits need precise timing parameters and violations in these specifications causes the Chip to operate with reduced frequency or total failure of the chip. In order to avoid any timing violations in the sequential circuit, delay buffers and time borrowing principles are used, which are fixed and cannot be modified after implementing the circuit, so in this method a detector and corrector circuit is used for detecting the violations in the circuit and selecting clock signal depending upon the amount of the clock value required. The detector circuit has a detector circuit that takes the clock and data as the input. Both are provided to a one shot detector and provided to an NAND gate and a buffer which detects latency between the data and clock signal. The detector circuit produces two signals which are provided as the select lines to the multiplexer in the corrector circuit that selects the clock signal required depending upon the clock required. The multiplexer circuits are provided with clock signal with step increase in base clock signals


Objective:

To design a circuit that has a negative slack and do the following:

- 1. To detect the violation through the detector circuit
- 2. To modify the clock signal depending on the signal from the detector circuit and correct the clock signal using the corrector circuit


Methodology:

Circuit considered:




The circuit is provided with the clock of 1 ns period and duty cycle of 40%. The circuit has a launch and capture flip flop of naming UFF0 and UFF5 respectively. The combinational circuit has four gates such as UFF1, UFF2, UFF3 and UFF4. The circuit has three inputs, one provided to the launch flip flop and two for gates UFF2 and UFF3. The gates provide the combinational delay.

Detector circuit:



The detector circuit has two one shot generators which take inputs from the clock signal and the data the shots generated are provided to an NAND gate and an inverter. The output from the buffer is provided to a series of Toggle flip flops from the last two flip flops, two outputs S0 and S1 are obtained.

Corrector circuit:



The corrector circuit has three or four inputs depending upon the sequential circuit. If three different clocks are only required, then three buffer circuits are used. The multiplexer is made of a low threshold CMOS device exited by a 2X4 decoder in it. Based on the select line, the output clock is selected.

Working:

The one shot generator in the detector circuit detects the edge of the clock and data signal. When there is no time gap between the active edge of clock and data signal, output from the NAND gate will be 0 and the inverter produces active high signal, so the signal gets inverter again through the toggle flip flop and the value of S0 and S1 will be both 0, so the correction circuit will take the first input which the sam clock signal as the output. Similarly when there is time gap between the active edge of clock and data signal, then the NAND gate will be 1 and the inverter produces active low signal, so the signal gets inverter again through the toggle flip flop and the value of S0 and S1 will change accordingly, suppose if the time gap is low, then S0, S1 will be 0,1 and if it is high then S0, S1 will be 1,1 which will take the respective step increased clock signals and then the new signal will be set as master clock signal then buffers are provided from that clock. If the new clock signal doesn't have any time gap with the data signal, then the new clock signal will be at S0,S1 = 0,0

Results obtained:

Slack results for the circuits obtained with assumed clock signal, Vivado result:

ack (VIOLATED) :	-0.441ns (required tim	e - arrival	time)					
Source:	uff0/Q_reg/C		700	STATE SUCRES SANSON COME AND CONTRACT OF SUCRESIONS AND				
Destination:	(rising edge-triggered cell FDRE clocked by clk {rise@0.000ns fall@0.020ns period=0.100ns uff5/Q_reg/D							
	clk							
Path Type:	Setup (Max at Slow Proc			No.				
Requirement:	0.100ns (clk rise@0.10	ons - cik ri	sego.000ns) ,				
Data Path Delay:	0.522ns (logic 0.322ns	(61.629%)	route 0.20	ens (38.371%))				
Logic Levels:	1 (LUIS=1)							
	-0.018ns (DCD - SCD + C		100)					
	elay (DCD): 4.467ns = (4.50/ - 0.1	100)					
	(SCD): 4.762ns oval (CPR): 0.277ns							
Clock ressimism Rem	0.27/115	21/41/2 071	/ 2 . 05					
Total System litton	0.035ns ((TSJ^2 + TIJ^ (TSJ): 0.071ns (TIJ): 0.000ns	2) 1/2 + 03)	, , 2 + PE					
Total Input litter	(TT1): 0.07115							
Discrete Jitter	(DJ): 0.000ns							
Phase Error	(PE): 0.000ns							
Fridate El Foi	(12). 0.000113							
Location	Delay type	Incr(ns)	Path(ns)	Netlist Resource(s)				
	(clock clk rise edge)	0.000	0.000 r					
	DEL SENSEN CONTRACTOR DE LA CAMPACION DE LA CA	0.000	0.000 r	clk (IN)				
	net (fo=0)	0.000	0.000	clk				
	IBUF (Prop ibuf I 0)	0.845	0.845 r	clk_IBUF_inst/0				
	net (fo=1, routed)	2.140	2.985	clk_IBUF				
	BUFG (Prop_bufg_I_O)	0.120	3.105 r	clk_IBUF_BUFG_inst/0				
	IBUF (Prop_ibuf_I_O) net (fo=1, routed) BUFG (Prop_bufg_I_O) net (fo=2, routed)	1.657	4.762	uff0/clk_IBUF_BUFG				
SLICE_X1Y2	FDRE			uff0/Q_reg/C				
SLICE X1Y2		0.260						
SCICE_AIT2	roke (Frop_rure_c_Q)	0.209	5.031	uff6/0				
SLICE X0Y2	FDRE (Prop_fdre_C_Q) net (fo=1, routed) LUT3 (Prop_lut3_I1_0)	0.200	5 295 5	uffe/0 i 1/0				
SEICE_AUTZ	net (fo=1, routed)	0.000	5.285	uff5/04				
SLICE X0Y2	FDRE	0.000		uff5/Q reg/D				
	7 To 1 To	0.400	0.400					
P23	(clock clk rise edge)		0.100 r					
P23	+ (f- 0)		0.100 r					
P23	net (fo=0)		0.100					
	IBUF (Prop_ibuf_I_O)	0.769	0.869 F	clk_IBUF_inst/O				
	net (fo=1, routed) BUFG (Prop_bufg_I_0)	0 113	2.909	clk_IBUF clk_IBUF_BUFG_inst/O				
	net (fo=2, routed)	1 545	4 567	uff5/clk_IBUF_BUFG				
SLICE X0Y2	FDRE	1.545		uff5/Q reg/C				
SLICE_X072	alask passinism	0.277	4.844	01137 61 cBrc				
	clock uncertainty	-0.035						
SLICE_X0Y2	FDRE (Setup_fdre_C_D)	0.035		uff5/Q_reg				
			4 046					
	required time		4.844					
	arrival time		-5.285					

DC_shell result:

Des/Clust/Port

Startpoint: uff0/Q_reg (rising edge-triggered flip-flop clocked by clk)
Endpoint: uff5/Q_reg (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Wire Load Model Library

setup	ForQA	saed90nm_max			
dff 0	saed90nm max				
dff_0 ForQA dff_1 ForQA		saed90nm_max			
Point		Incr	Path		
clock clk (rise	edge)	0.00	0.00		
clock network de	0.00	0.00			
uff0/Q reg/CLK (1	0.00	0.00 r			
uff0/Q reg/QN (DI	0.43	0.43 f			
uff0/U5/ZN (INVX	0.14	0.56 r			
uff0/Q (dff 0)		0.00	0.56 r		
U25/0 (OR2X1)		0.23	0.79 r		
uff5/D (dff 1)		0.00	0.79 r		
uff5/U3/Q (AND2X	1)	0.23	1.02 r		
uff5/Q reg/D (DFI	FX1)	0.05	1.06 r		
data arrival time	e		1.06		
clock clk (rise	edge)	1.00	1.00		
clock network de	lay (ideal)	0.00	1.00		
uff5/Q_reg/CLK (I	DFFX1)	0.00	1.00 r		
library setup tim	me	-0.28	0.72		
data required ti	me		0.72		
data required ti			0.72		
data arrival time	Eg Maringasi ang satang satang		-1.06		
slack (VIOLATED)			-0.34		
Jack (Joekies)			0.51		

Slack report after detector and corrector circuit: Vivado report:

```
Slack (MET) :
Source:
                                                Delay type
     Location
                                                                                                    Incr(ns) Path(ns) Netlist Resource(s)
                                                                                                                          ath(ns) Netlist Resource(s)

0.000 r
0.000 c clk (IN)
0.000 clk
0.845 r clk IBUF_inst/0
2.985 clk IBUF_BUFG_inst/0
4.762 uff0/clk IBUF_BUFG
r uff0/Creg/C
5.008 r uff0/Qreg/Q
5.144 uff0/Q
5.302 uff5/Qt
r uff5/Qreg/D
                                                                                                         0.000
0.000
0.000
0.845
2.140
0.120
1.657
                                                (clock clk rise edge)
                                                net (fo=0)
IBUF (Prop_ibuf_I_0)
net (fo=1, routed)
BUFG (Prop_bufg_I_0)
net (fo=2, routed)
FDRE
       P23
       BUFGCTRL_X0Y0
                                             FDRE (Prop_fdre_C_Q)
net (fo=1, routed)
LUT3 (Prop_lut3_I1_0)
net (fo=1, routed)
FDRE
       SLICE_X0Y2
       SLICE_X0Y2
      SLICE X0Y2
       SLICE_X0Y2
                                                                                                                           10.000 r

10.000 r clk (IN)

10.000 clk

10.769 r clk.IBUF_inst/0

12.000 clk.IBUF

12.000 clk.IBUF

12.000 clk.IBUF

14.467 uff5/clk.IBUF_BUFG_inst/0

r uff5/cl_reg/C
                                                                                                        10.000
0.000
0.000
0.769
2.040
0.113
1.545
                                                (clock clk rise edge)
       P23
                                               net (fo-9)

net (fo-1)

IBUF (Prop_ibuf_I_0)

net (fo-1, routed)

BUFG (Prop_bufg_I_0)

net (fo-2, routed)

FDRE

Clock pessimism

clock uncertainty

FDRE (Setup_fdre_C_D)
       BUFGCTRL_X0Y0
       SLICE_X0Y2
       SLICE_X0Y2
                                                                                                                                               uff5/Q_reg
                                                 slack
                                                                                                                              9.460
```

DC shell report:

Timing Details							
rom Clock: clk							
To Clock: clk							
etup: 0 Fa	piling Endpoints, Worst S piling Endpoints, Worst S piling Endpoints, Worst S	lack	9.460ns,	Total	Violation	0.000ns	
old : 0 Fi	oiling Endpoints, Worst S	lack	0.154ns,	Total	Violation	0.000ns 0.000ns	
	silling endpoints, worst s	erack	4.600115,	10181	VIOIACION	0.000113	
ax Delay Paths							
lack (MET) :	9.460ns (required time uff0/Q_reg/C	- arrival	time)				
	(LIZING GORG-FLIREGLE	d cell FDRE	clocked by	y clk	{rise@0.000ns	fall@5.000ns	period=10.000ns)
	uff5/Q_reg/D	d sell conc	alaskad b	71.	[====00 000==		
Path Group:	(rising edge-triggere clk Setup (Max at Slow Proc 10.000ns (clk rise@10. 0.540ns (logic 0.404ns 1 (LUT3=1) 0.000ns (DCD - SCD + CF		and the second s				
Path Type:	Setup (Max at Slow Proc	ess Corner)					
Requirement:	10.000ns (clk rise@10.	000ns - clk	rise@0.00	ens)			
Data Path Delay:	0.540ns (logic 0.404ns	(74.805%)	route 0.1	36ns (25.195%))		
Logic Levels:	1 (LUT3=1)	Ven 255					
Clock Path Skew:	0.000ns (DCD - SCD + CF	R)					
		14.467 - 1	0.000)				
Source Clock Delay	(SCD): 4.762ns						
Clock Pessimism Remo	oval (CPR): 0.295ns						
Clock Uncertainty:	0.035ns ((TSJ^2 + TIJ^	2)^1/2 + DJ) / 2 + PE				
Total System Jitter	(TSJ): 0.071ns						
Total Input Jitter	(TSJ): 0.071ns (TIJ): 0.000ns (DJ): 0.000ns						
Discrete Jitter	(DJ): 0.000ns						
Phase Error	(PE): 0.000ns						
	Delay type				list Resource(
	(clock clk rise edge)		0.000				
P23	(Clock Cik Fise edge)		0.000		(TN)		
F23	not (fo-8)		0.000				
P23	net (fo=0) IBUF (Prop_ibuf_I_0)				_IBUF_inst/O		
P23		0.845	2.985	-11k	_IBUF_INSL/U		
	net (fo=1, routed)					10	
	BUFG (Prop_bufg_I_0)	0.120	4.760	CIK	_IBUF_BUFG_ins	1/0	
	net (fo=2, routed) FDRE	1.65/	4.762	u + u + f +	0/clk_IBUF_BUF 0/Q_reg/C	3	
	FORE				e/OlleR/C		
SLICE_X0Y2	FDRE (Prop_fdre_C_Q) net (fo=1, routed)	0.246	5.008	r uff	0/Q_reg/Q		
	net (fo=1, routed)	0.136	5.144	uff	0/Q		
SLICE_X0Y2	LUT3 (Prop_lut3_I1_0)	0.158	5.302	r uff	0/Q_i_1/0		
	LUT3 (Prop_lut3_I1_0) net (fo=1, routed)	0.000	5.302	uff	5/q4		
SLICE_X0Y2	FDRE			r uff	5/Q_reg/D		
						200	
	(clock clk rise edge)	10.000	10.000	r			
P23		0.000	10.000	r clk	(IN)		
	net (fo=0)	0.000	10.000	clk	SANTANT MATERIAL		
P23	IBUF (Prop_ibuf_I_0)	0.769	10.769	r clk	_IBUF_inst/0		
	net (fo=1, routed)	2.040	12.809	clk	_IBUF	196	
BUFGCTRL_X0Y0	BUFG (Prop_bufg_I_O)	0.113	12.922	r clk	_IBUF_inst/O _IBUF _IBUF _IBUF_BUFG_ins: 5/clk_IBUF_BUF6	1/0	
	net (fo=2, routed)	1.545	14.467	uff	5/clk_IBUF_BUF	3	
SLICE_X0Y2	FURE			r uff	5/Q_reg/C		
	clock pessimism	0.295	14.762				
SLICE X0Y2	clock uncertainty FDRE (Setup_fdre_C_D)	-0.035	14.727 14.762	1166	E/O por		
SLICE_X0Y2		0.035	14.762	utt	a) 6 LeR		
	required time		14.762				
	arrival time		-5.302				
	arrival time		-5.302				

Inference:

- Designed a circuit with launch and capture flip flop and combinational circuits in between using verilog code
- Generated clock with low period and duty cycle for getting the negative slack
- Implemented the detector and corrector circuit using two separate modules in the same file
- Detector circuit has a one shot generator for clock and data signal and the time difference between the signals is converted into two outputs
- Corrector circuit has a multiplexer with two select lines with system clock and buffered blocks from the clock
- Provided instantiation of the circuit to the detector and corrector circuit
- Generated timing report for the circuit before and after adding the detector, corrector modules
- Compared the timing report using Xilinx Vivado and Synopsys DC shell

Conclusion:

Designed and implemented a detector and corrector circuit for a sequential circuit that has timing violation in it using