







3					
	nes before performing D errors for each track	DRC	Test for parity be	etween PCB and	l schematic
violations (0)	Unconnected Items (0)	Schematic Parit	ty (not run) Igno	ored Tests (4)	
Show: All	Errors 0	✓ Warnings	① □ Exclusi	ions	Save
Delete Mar				Run DRC	Close