SSD1675B

Advance Information

160 Source x 296 Gate Red/Black/White Active Matrix EPD Display Driver with Controller

This document contains information on a new product. Specifications and information herein are subject to change without notice.



CONTENTS

1	GEN	ERAL DESCRIPTION	5
2	FEA	TURES	5
3	ORD	ERING INFORMATION	6
4	BLO	CK DIAGRAM	6
5	PIN I	DESCRIPTION	7
6	FUN	CTIONAL BLOCK DESCRIPTION	10
	6.1 I	MCU INTERFACE	10
		MCU INTERFACE SELECTION	
	6.1.2 I	MCU SERIAL INTERFACE (4-WIRE SPI)	10
		MCU SERIAL PERIPHERAL INTERFACE (3-WIRE SPI)	
		BOOSTER & REGULATOR	
		VCOM SENSING	
		RAM	
		PROGRAMMABLE WAVEFORM FOR GATE, SOURCE AND VCOM	
	-	WAVEFORM SETTING	_
		TEMPERATURE SENSING	
		INTERNAL TEMPERATURE SENSOR	
		FORMAT OF TEMPERATURE VALUE	
		WAVEFORM SETTING SEARCHING MECHANISM	
		ONE TIME PROGRAMMABLE (OTP) MEMORY	
	6.10.1	THE FORMAT FOR TEMPERATURE RANGE (TR)	18
		VCI DETECTION	
		HV READY DETECTION	
7	COM	IMAND TABLE	20
8	COM	IMAND DESCRIPTION	35
	8.1 I	DRIVER OUTPUT CONTROL (01H)	35
		GATE SCAN START POSITION (0FH)	
	8.3 I	DATA ENTRY MODE SETTING (11H)	38
	8.4	SET RAM X - ADDRESS START / END POSITION (44H)	39
		SET RAM Y - ADDRESS START / END POSITION (45H)	
		SET RAM ADDRESS COUNTER (4EH-4FH)	
9		RATION FLOW AND CODE SEQUENCE	
		GENERAL OPERATION FLOW TO DRIVE DISPLAY PANEL	
10) ABS	OLUTE MAXIMUM RATING	41
11	ELE(CTRICAL CHARACTERISTICS	41
12	AC C	CHARACTERISTICS	43
	12.1.1	SERIAL PERIPHERAL INTERFACE	43
13	3 APP	LICATION CIRCUIT	44
14	PAC	KAGE INFORMATION	45
	14.1.1	DIE TRAY DIMENSIONS FOR SSD1675BZ	45
	14.1.2	DIE TRAY DIMENSIONS FOR SSD1675BZ8	

т	Δ	R	ı	FS	

Table 3-1 : Ordering Information	6
Table 5-1: Power Supply Pins	7
Table 5-2: Interface Logic Pins	8
Table 5-3: Analog Pins	9
Table 5-4: Driver Output Pins	9
Table 5-5: Miscellaneous Pins	
Table 6-1: Interface pins assignment under different MCU interface	10
Table 6-2 : Control pins status of 4-wire SPI	10
Table 6-3: Control pins status of 3-wire SPI	11
Table 6-4: RAM bit and LUT mapping for 3-color display	13
Table 6-5 : RAM bit and LUT mapping for black/white display	
Table 6-6: VS[nX-LUTm] SETTINGS FOR SOURCE VOLTAGE AND VCOM VOLTAGE	14
Table 6-7: Example of 12-bit binary temperature settings for temperature ranges	
Table 6-8: Example of waveform settings selection based on temperature ranges	17
Table 7-1: Command Table	20
Table 10-1 : Maximum Ratings	41
Table 11-1: DC Characteristics	41
Table 11-2: Regulators Characteristics	
Table 12-1 : Serial Peripheral Interface Timing Characteristics	43
TABLE 13-1: COMPONENT LIST FOR SSD1675B APPLICATION CIRCUIT	44
FIGURES	
FIGURE 4-1 : SSD1675B BLOCK DIAGRAM	
FIGURE 6-1 : WRITE PROCEDURE IN 4-WIRE SPI MODE	_
FIGURE 6-2 : READ PROCEDURE IN 4-WIRE SPI MODE	
FIGURE 6-3 : WRITE PROCEDURE IN 3-WIRE SPI	
FIGURE 6-4: READ PROCEDURE IN 3-WIRE SPI MODE	
FIGURE 6-5: GATE WAVEFORM AND PROGRAMMABLE SOURCE AND VCOM WAVEFORM ILLUSTRATION	
FIGURE 6-6: WAVEFORM SETTING	
FIGURE 6-7: THE WAVEFORM SETTING MAPPING IN OTP FOR WAVEFORM SETTING AND TEMPERATURE RANGE	
FIGURE 6-8 : FORMAT OF TEMPERATURE RANGE (TR) IN OTP	
FIGURE 8-1: OUTPUT PIN ASSIGNMENT ON DIFFERENT SCAN MODE SETTING	
FIGURE 8-2: EXAMPLE OF SET DISPLAY START LINE WITH NO REMAPPING	_
FIGURE 9-1: OPERATION FLOW TO DRIVE DISPLAY PANEL	_
FIGURE 12-1: SPI TIMING DIAGRAM	
FIGURE 13-1: SCHEMATIC OF SSD1675B APPLICATION CIRCUIT	
FIGURE 14-1 : SSD1675BZ DIE TRAY INFORMATION (UNIT: MM)	45
FIGURE 14-2 : SSD1675BZ8 DIE TRAY INFORMATION (UNIT: MM)	46

 SSD1675B
 Rev 1.4
 P 4/47
 May 2019
 Solomon Systech

1 GENERAL DESCRIPTION

SSD1675B is an Active Matrix EPD display driver with controller for Red/Black/White EPD displays.

It consists of 160 source outputs, 296 gate outputs, 1 VCOM and 1VBD (for border), which can support displays with resolution up to 160 x 296.

In the SSD1675B, data and commands are sent from MCU through hardware selectable serial peripheral interface. It has embedded booster, regulator and oscillator which is suitable for EPD display applications.

2 FEATURES

- Design for dot matrix type active matrix EPD display, support Red/Black/White color
- Resolution: 160 source outputs, 296 gate outputs, 1 VCOM and 1VBD (for border)
- Power supply:
 - VCI: 2.2 to 3.7V
 - VDDIO: Connect to VCI
 - VDD: 1.8V, regulate from VCI supply
- On chip display RAM
 - Mono B/W: 160x296 bits
 - Mono Red: 160x296 bits
- On-chip booster and regulator for generating VCOM, Gate and Source driving voltage
- Gate driving output voltage: 2-level outputs (VGH, VGL), Max 40Vp-p
 - VGH: 12V to 20V (Voltage adjustment step: 500mV)
 - VGL: -VGH (Voltage adjustment step: 500mV)
- Source / VBD driving output voltage: 4-levels outputs (VSH1, VSH2, VSS and VSL)
 - VSH1/VSH2: 2.4V to 17V (Voltage adjustment step: 100mV for 2.4V to 8.8V, 200mV for 9V to 17V)
 - VSL: -9V to -17V (Voltage adjustment step: 500mV)
- VCOM output voltage
 - DCVCOM: -3V to -0.2V in 100mV resolution
 - ACVCOM: 3-level outputs (VSH1+DCVCOM, DCVCOM, VSL+DCVCOM)
- On-chip oscillator, adjustable frame rate from 15Hz to 200Hz (for Gate setting as 296 MUX)
- Programmable output waveform:
 - 40 phases (4 phases/group, 10 groups with repeat function)
 - 1 to 256 times for repeat count
 - Max. 255 frame/phase
- Embedded OTP to store the waveform settings and parameters:
 - 36 sets of Waveform Settings (WS) including waveform look up table (LUT), gate/source voltage, VCOM value and frame rate
 - 36 sets of Temperature Range (TR)
 - Display mode selection
 - 4-byte waveform version
 - 10-byte User ID
- Embedded OTP to store the init code setting
- External or internal generated voltage for burning OTP
- Built-in CRC checking method for RAM content and WS & TR in OTP
- Panel break diagnostic
- VCI low voltage detection
- Driving voltage ready detection
- Support display partial update
- Auto write RAM command for regular patterns
- Internal Temperature Sensor of +/-2degC accuracy from -25degC to 50degC
- I2C single master interface to communicate with external temperature sensor
- MCU interface: 4-wire or 3-wire Serial peripheral interface (maximum SPI write speed 20MHz)

Available in COG package

SSD1675B | Rev 1.4 | P 5/47 | May 2019 | **Solomon Systech**

3 ORDERING INFORMATION

Table 3-1: Ordering Information

Ordering Part Number	Package Form	Remark
SSD1675BZ	Gold Bump Die	Bump Face Up On Waffle pack Die thickness: 300um Bump height: 12um
SSD1675BZ8	Gold Bump Die	Bump Face Down On Waffle pack Die thickness: 300um Bump height: 12um

4 BLOCK DIAGRAM




Figure 4-1: SSD1675B Block Diagram

 SSD1675B
 Rev 1.4
 P 6/47
 May 2019
 Solomon Systech

5 PIN DESCRIPTION

Key:

I = Input

O =Output

IO = Bi-directional (input/output)

P = Power pin

C = Capacitor Pin

NC = Not Connected

Table 5-1: Power Supply Pins

Name	Туре	Connect to	Function	Description	When not in use
VCI	Р	Power Supply	Power Supply	Power input pin for the chip.	-
VCIA	Р	Power Supply	Power Supply	Power input pin for the chip Connect to VCI in the application circuit.	-
VDDIO	Р	Power Supply	Power for interface logic pins	Power input pin for the Interface Connect to VCI in the application circuit.	-
VDD	P	Capacitor	Regulator output	Core logic power pin VDD can be regulated internally from VCI A capacitor should be connected between VDD and VSS under all circumstances.	-
EXTVDD	I	VDDIO/ VSS	Regulator bypass	VDD regulator bypass pin. - EXTVDD should be connected to VSS in the application circuit.	-
VSS	Р	VSS	GND	Ground (Digital).	-
VSSA	Р	VSS	GND	Ground (Analog) - Connect to VSS in the application circuit.	-
VSSBG	Р	VSS	GND	Ground (Reference) pin Connect to VSS in the application circuit.	-
VSSGS	Р	VSS	GND	Ground (Output) pin. - Connect to VSS in the application circuit.	-
VPP	Р	Power Supply	OTP power	Power Supply for OTP Programming.	Open

 SSD1675B
 Rev 1.4
 P 7/47
 May 2019
 Solomon Systech

Table 5-2: Interface Logic Pins

Name	Туре	Connect to	Function	Description	When not in use
SCL	I	MPU	Data Bus	This pin is serial clock pin for interface. Refer to MCU interface in Section 6.1.	-
SDA	I/O	MPU	Data Bus	This pin is serial data pin for interface. Refer to MCU interface in Section 6.1.	-
CS#	I	MPU	Logic Control	This pin is the chip select input connecting to the MCU. Refer to MCU interface in Section 6.1.	VDDIO or VSS
D/C#	I	MPU	Logic Control	This pin is Data/Command control pin connecting to the MCU. Refer to MCU interface in Section 6.1.	VDDIO or VSS
RES#	1	MPU	System Reset	This pin is reset signal input. Active Low.	•
BUSY	0	MPU	Device Busy Signal	This pin is Busy state output pin. When Busy is High, the operation of the chip should not be interrupted, and command should not be sent. For example., The chip would output Busy pin as High when - Outputting display waveform; or - Programming with OTP - Communicating with digital temperature sensor	Open
M/S#	I	VDDIO/VSS	Reserved	- The M/S# pin should be connected to VDDIO.	-
CL	I/O	NC	Clock signal	This pin is the clock signal pin The CL pin should be left open.	Open
BS1	I	VDDIO/VSS	MCU Interface Mode Selection	This pin is for selecting 3-wire or 4-wire SPI bus. BS1 MCU Interface L 4-wire SPI H 3-wire SPI (9-bit SPI)	-
TSDA	I/O	Temperature sensor SDA	Interface to Digital Temp. Sensor	This pin is I ² C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I ² C slave.	Open
TSCL	0	Temperature sensor SCL	Interface to Digital Temp. Sensor	This pin is I ² C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I ² C slave.	Open

 SSD1675B
 Rev 1.4
 P 8/47
 May 2019
 Solomon Systech

Table 5-3: Analog Pins

Name	Туре	Connect to	Function	Description	When not in use
GDR	0	POWER MOSFET Driver Control	VGH, VGL Generation	This pin is N-Channel MOSFET gate drive control pin.	-
RESE	I	Booster Control Input		This pin is Current sense input pin for the control Loop.	-
VGH	С	Stabilizing capacitor		This pin is Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and VSS in the application circuit.	-
VGL	С	Stabilizing capacitor		This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and VSS in the application circuit.	-
VSH1	С	Stabilizing capacitor	VSH1, VSH2, VSL Generation	This pin is Positive Source driving voltage, VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.	-
VSH2	С	Stabilizing capacitor		This pin is Positive Source driving voltage, VSH2 Connect a stabilizing capacitor between VSH2 and VSS in the application circuit.	
VSL	С	Stabilizing capacitor		This pin is Negative Source driving voltage. Connect a stabilizing capacitor between VSL and VSS in the application circuit.	1
VCOM	С	Panel/ Stabilizing capacitor	VCOM Generation	This pins is VCOM driving voltage Connect a stabilizing capacitor between VCOM and VSS in the application circuit.	-

Table 5-4: Driver Output Pins

Name	Туре	Connect to	Function	Description	When not in use
S [159:0]	0	Panel	Source driving signal	Source output pin.	Open
G [295:0]	0	Panel	Gate driving signal	Gate output pin.	Open
VBD	0	Panel	Border driving signal	Border output pin.	Open

Table 5-5: Miscellaneous Pins

Name	Туре	Connect to	Function	Description	When not in use
NC	NC	NC	Not Connected	This is dummy pin. It should not be connected with other NC pins.	Open
RSV	NC	NC	Reserved	This is a reserved pin and should be kept open.	Open
TPA, TPB, TPC, TPD, TPF, FB	NC	NC	Reserved for Testing	Reserved pins. - Keep open. - Do not connect to other NC pins and test pins including TPA, TPB, TPC, TPD, TPE, TPF, TIN and FB.	Open
TIN	_	NC	Reserved for Testing	This is a reserved pin and should be kept open.	Open
TPE	0	NC	Reserved for Testing	This is a reserved pin and should be kept open.	Open

 SSD1675B
 Rev 1.4
 P 9/47
 May 2019
 Solomon Systech

6 Functional Block Description

6.1 MCU Interface

6.1.1 MCU Interface selection

The SSD1675B can support 3-wire/4-wire serial peripheral. In the SSD1675B, the MCU interface is pin selectable by BS1 shown in Table 6-1.

Table 6-1: Interface pins assignment under different MCU interface

		Pin Name					
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA	
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA	
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SDA	

Note

6.1.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2

Table 6-2: Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	L	L
Write data	1	Data bit	Н	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 6-1: Write procedure in 4-wire SPI mode

SSD1675B | Rev 1.4 | P 10/47 | May 2019 | **Solomon Systech**

 $^{^{(1)}}$ L is connected to V_{SS} and H is connected to V_{DDIO}

In the read operation (Command 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). After CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.




Figure 6-2: Read procedure in 4-wire SPI mode

6.1.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	↑	Data bit	Tie LOW	L

Table 6-3: Control pins status of 3-wire SPI

Note:

- (1) L is connected to V_{SS} and H is connected to V_{DDIO}
- (2) ↑ stands for rising edge of signal




Figure 6-3: Write procedure in 3-wire SPI

SSD1675B | Rev 1.4 | P 11/47 | May 2019 | **Solomon Systech**

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35). SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 6-4 shows the read procedure in 3-wire SPI.





Figure 6-4: Read procedure in 3-wire SPI mode

6.2 OSCILLATOR

The oscillator module generates the clock reference for waveform timing and analog operations.

6.3 BOOSTER & REGULATOR

A voltage generation system is included in the driver. It provides all necessary driving voltages required for an AMEPD panel including VGH, VGL, VSH1, VSH2, VSL and VCOM. External application circuit is needed to make the on-chip booster & regulator circuit work properly.



6.4 VCOM SENSING

This functional block provides the scheme to select the optimal VCOM DC level. The sensed value can be programmed into OTP.

The flow of VCOM sensing:

- Active Gate is scanning during the VCOM sense Period.
- Source are VSS.
- VCOM pin used for sensing.
- During Sensing period, BUSY is high.
- After Sensing, Active Gate return to non-select stage.

SSD1675B | Rev 1.4 | P 12/47 | May 2019 | **Solomon Systech**

6.5 RAM

The On chip display RAM is holding the image data.

- 1 set of RAM is built for Mono B/W. The RAM size is 160x296 bits.
- 1 set of RAM is built for Mono Red. The RAM size is 160x296 bits.

Table 6-4: RAM bit and LUT mapping for 3-color display

Data bit in R RAM	Data bit in B/W RAM	Image Color	LUT
0	0	Black	LUT 0 for driving Black
0	1	White	LUT 1 for driving White
1	0	Red	LUT 2 for driving Red
1	1	Red	LUT 3 = LUT2

Table 6-5: RAM bit and LUT mapping for black/white display

Data bit in R RAM	Data bit in B/W RAM	Image Color	LUT
0	0	Black	LUT 0 for driving Black
0	1	White	LUT 1 for driving White
1	0	Black	LUT 2 = LUT0
1	1	White	LUT 3 = LUT1

6.6 Programmable Waveform for Gate, Source and VCOM

SSD1675B provides a high flexibility to program the driving waveform. Figure 6-5 illustrates the programmable waveform format for Gate, Source and VCOM.




Figure 6-5 : Gate waveform and Programmable Source and VCOM waveform illustration

SSD1675B | Rev 1.4 | P 13/47 | May 2019 | **Solomon Systech**

In the programmable waveform for Source and VCOM, there are 10 groups (Group0 to Group9) and each group has 4 phases (Phase A to Phase D). Totally, there are 40 phases. In addition, in each phase, the phase length (TP[nX]) can be set by number of frame from 0 to 255 frames. Also, each group can be repeated with repeat counting number (RP[n]) from 1 to 256 times. For the voltage, there is four levels for Source voltage (VSS, VSH1, VSH2, VSL) and three levels for VCOM voltage (DCVCOM, VSH1+DCVCOM, VSL+DCVOM).

The description of each parameter is as follows.

- 1) TP[nX] represents the phase length set by the number of frame.
- The range of TP[nX] is from 0 to 255.
- n represents the Group number from 0 to 9; X represents the phase number from A to D.
- When TP[nX] = 0, the phase is skipped. When TP[nX] = 1, the phase is 1 frame, and so on. The maximum phase length is 255 frame.
- 2) RP[n] represents the repeat counting number for the Group.
- The range of RP[n] is from 0 to 255.
- n represents the Group number from 0 to 9.
- RP[n] = 0 indicates that the repeat times =1, RP[n] = 1 indicates that the repeat times = 2, and so on. The maximum repeat times is 256.
- 3) VS[nX-LUTm] represents Source and VCOM voltage level which is used in each phase. Table 6-6 shows the voltage settings for source voltage and VCOM voltage.
- n represents the Group number from 0 to 9.
- m represents the LUT number from 0-4.

Table 6-6: VS[nX-LUTm] settings for Source voltage and VCOM voltage

VS[nX-LUTm]	Source voltage	VCOM voltage			
00	VSS	DCVCOM			
01	VSH1	VSH1 + DCVCOM			
10	VSL	VSL + DCVCOM			
11	VSH2	N/A			

SSD1675B | Rev 1.4 | P 14/47 | May 2019 | **Solomon Systech**

6.7 WAVEFORM SETTING

As described in Section 6.6, parameters TP[nX], RP[n] and VS[nX-LUTm] are used to define the driving waveform. In the SSD1675B, there are 107 bytes in the waveform setting to store LUT0, LUT1, LUT2, LUT3 and LUT4, gate voltage, source voltage and frame rate. The waveform LUT of a particular temperature range can be loaded from OTP or written by MCU.

- WS byte 0~99, the content of VS [n-XY], TP [n#] and RP[n] are defined by Register 0x32
- WS byte 100, the content of gate level, is the parameter defined by Register 0x03.
- WS byte 101~103, the content of source level, is the parameter defined by Register 0x04.
- WS byte 104, the content of VCOM level, is the parameter defined by Register 0x2C.
- WS byte 105~106, the content of frame rate, is the parameter defined by Register 0x3A and 0x3B respectively.

The SSD1675B waveform setting is shown in Figure 6-6: Waveform Setting.

addr.	D7 D6	D5 D4	D3 D2	D1 D0	addr.	D7	D6	D5	D4	D3	D2	D1	DO)
0	VS[0A-L0]	VS[0B-L0]	VS[0C-L0]	VS[0D-L0]	50					P[0A]				
1	VS[1A-L0]	VS[1B-L0]	VS[1C-L0]	VS[1D-L0]	51	TP[0B]								
2	VS[2A-L0]	VS[2B-L0]	VS[2C-L0]	VS[2D-L0]	52	TP[0C] TP[0D]								
3	VS[3A-L0] VS[4A-L0]	VS[3B-L0] VS[4B-L0]	VS[3C-L0] VS[4C-L0]	VS[3D-L0] VS[4D-L0]	53									_
<u>4</u> 5	VS[4A-L0] VS[5A-L0]	VS[4B-L0] VS[5B-L0]	VS[4C-L0] VS[5C-L0]	VS[4D-L0] VS[5D-L0]	54					P[0]				
	VS[6A-L0] VS[6A-L0]	VS[6B-L0]	VS[6C-L0]	VS[6D-L0]	55 56					P[1A]				
<u>6</u> 7	VS[7A-L0]	VS[7B-L0]	VS[7C-L0]	VS[7D-L0]	57					P[1B] P[1C]				
8	VS[8A-L0]	VS[8B-L0]	VS[8C-L0]	VS[8D-L0]	58					[10] [1D]				
9	VS[9A-L0]	VS[9B-L0]	VS[9C-L0]	VS[9D-L0]	59					P[1]				
10	VS[0A-L1]	VS[0B-L1]	VS[0C-L1]	VS[0D-L1]	60					P[2A]				
11	VS[1A-L1]	VS[1B-L1]	VS[1C-L1]	VS[1D-L1]	61					[2A] P[2B]				_
12	VS[2A-L1]	VS[2B-L1]	VS[2C-L1]	VS[2D-L1]	62					[26] [2C]				
13	VS[3A-L1]	VS[3B-L1]	VS[3C-L1]	VS[3D-L1]	63					[20] P[2D]				_
14	VS[4A-L1]	VS[4B-L1]	VS[4C-L1]	VS[4D-L1]	64					P[2]				
15	VS[5A-L1]	VS[5B-L1]	VS[5C-L1]	VS[5D-L1]	65					P[3A]				_
16	VS[6A-L1]	VS[6B-L1]	VS[6C-L1]	VS[6D-L1]	66					P[3B]				
17	VS[7A-L1]	VS[7B-L1]	VS[7C-L1]	VS[7D-L1]	67					P[3C]				
18	VS[8A-L1]	VS[8B-L1]	VS[8C-L1]	VS[8D-L1]	68					P[3D]				
19	VS[9A-L1]	VS[9B-L1]	VS[9C-L1]	VS[9D-L1]	69					P[3]				
20	VS[0A-L2]	VS[0B-L2]	VS[0C-L2]	VS[0D-L2]	70				TF	P[4A]				
21	VS[1A-L2]	VS[1B-L2]	VS[1C-L2]	VS[1D-L2]	71				TF	P[4B]				
22	VS[2A-L2]	VS[2B-L2]	VS[2C-L2]	VS[2D-L2]	72					P[4C]				
23	VS[3A-L2]	VS[3B-L2]	VS[3C-L2]	VS[3D-L2]	73					P[4D]				
24	VS[4A-L2]	VS[4B-L2]	VS[4C-L2]	VS[4D-L2]	74					P[4]				
25	VS[5A-L2]	VS[5B-L2]	VS[5C-L2]	VS[5D-L2]	75	TP[5A]								
26	VS[6A-L2]	VS[6B-L2]	VS[6C-L2]	VS[6D-L2]	76					[5B]				
27	VS[7A-L2]	VS[7B-L2]	VS[7C-L2]	VS[7D-L2]	77					[5C]				
28	VS[8A-L2] VS[9A-L2]	VS[8B-L2] VS[9B-L2]	VS[8C-L2]	VS[8D-L2]	78					P[5D]				
29 30	VS[9A-L2] VS[0A-L3]	VS[9B-L2] VS[0B-L3]	VS[9C-L2] VS[0C-L3]	VS[9D-L2] VS[0D-L3]	79 80					P[5]				
30	VS[0A-L3] VS[1A-L3]	VS[0B-L3] VS[1B-L3]	VS[0C-L3] VS[1C-L3]	VS[0D-L3] VS[1D-L3]	81					P[6A] P[6B]				_
32	VS[2A-L3]	VS[2B-L3]	VS[2C-L3]	VS[2D-L3]	82					P[6C]				_
33	VS[3A-L3]	VS[3B-L3]	VS[3C-L3]	VS[3D-L3]	83					[60] [6D]				_
34	VS[4A-L3]	VS[4B-L3]	VS[4C-L3]	VS[4D-L3]	84					P[6]				_
35	VS[5A-L3]	VS[5B-L3]	VS[5C-L3]	VS[5D-L3]	85					P[7A]				_
36	VS[6A-L3]	VS[6B-L3]	VS[6C-L3]	VS[6D-L3]	86					P[7B]				
37	VS[7A-L3]	VS[7B-L3]	VS[7C-L3]	VS[7D-L3]	87					P[7C]				
38	VS[8A-L3]	VS[8B-L3]	VS[8C-L3]	VS[8D-L3]	88				TF	P[7D]				
39	VS[9A-L3]	VS[9B-L3]	VS[9C-L3]	VS[9D-L3]	89				R	P[7]				
40	VS[0A-L4]	VS[0B-L4]	VS[0C-L4]	VS[0D-L4]	90					P[8A]				
41	VS[1A-L4]	VS[1B-L4]	VS[1C-L4]	VS[1D-L4]	91					P[8B]				
42	VS[2A-L4]	VS[2B-L4]	VS[2C-L4]	VS[2D-L4]	92					P[8C]				
43	VS[3A-L4]	VS[3B-L4]	VS[3C-L4]	VS[3D-L4]	93					P[8D]				
44	VS[4A-L4]	VS[4B-L4]	VS[4C-L4]	VS[4D-L4]	94					P[8]				
45	VS[5A-L4]	VS[5B-L4]	VS[5C-L4]	VS[5D-L4]	95					P[9A]				
46	VS[6A-L4]	VS[6B-L4]	VS[6C-L4]	VS[6D-L4]	96					P[9B]				
47 48	VS[7A-L4] VS[8A-L4]	VS[7B-L4] VS[8B-L4]	VS[7C-L4] VS[8C-L4]	VS[7D-L4] VS[8D-L4]	97 98	-				P[9C]				
48 49	VS[8A-L4] VS[9A-L4]	VS[8B-L4] VS[9B-L4]	VS[8C-L4] VS[9C-L4]	VS[8D-L4] VS[9D-L4]	98					P[9D] P[9]				
49	V S[9A-L4]	V S[9B-L4]	V S[90-L4]	V S[9D-L4]	100	-				P[9] 'GH				
					100					SH1				
					101					SH2				
					102					/SL				
					103	1				COM				
					105					me 1				
					106					me 2				
					100	——			1 10					

Figure 6-6: Waveform Setting

SSD1675B | Rev 1.4 | P 15/47 | May 2019 | **Solomon Systech**

6.8 Temperature Sensing

The SSD1675B has internal temperature sensor to detect the environment temperature or can communicate with the external temperature sensor by I2C single master interface or can communicate with the external MCU to get the temperature value through SPI. In the SSD1675B, there is a dedicated format for the temperature value so that the driver IC can understand it. The format of temperature value is described in Section 6.8.3.

6.8.1 Internal Temperature Sensor

The internal temperature sensor can be selected by command register. The accuracy of it is ±2degC from - 25degC to 50degC.

6.8.2 External Temperature Sensor I2C Single Master Interface

The driver IC can communicate with the external temperature sensor through I2C single master interface (TSDA and TSCL). TSDA will be SDA and TSCL will be SCL. TSDA and TSCL are required to connect with external pull-up resistor. Temperature register value of external temperature sensor can be read by command register.

6.8.3 Format of temperature value

The temperature value is defined by 12-bit binary. The rules are shown as below.

- If the Temperature value MSByte bit D11 = 0, then the temperature is positive and value (DegC) = + (Temperature value) / 16
- If the Temperature value MSByte bit D11 = 1, then the temperature is negative and value (DegC) = (2's complement of Temperature value) / 16

Table 6-7 shows some examples of 12-bit binary temperature value:

Table 6-7: Example of 12-bit binary temperature settings for temperature ranges

12-bit binary (2's complement)	Hexadecimal Value	TR Value [DegC]
0111 1111 1111	7FF	128
0111 1111 1111	7FF	127.9
0110 0100 0000	640	100
0101 0000 0000	500	80
0100 1011 0000	4B0	75
0011 0010 0000	320	50
0001 1001 0000	190	25
0000 0000 0100	004	0.25
0000 0000 0000	000	0
1111 1111 1100	FFC	-0.25
1110 0111 0000	E70	-25
1100 1001 0000	C90	-55

SSD1675B | Rev 1.4 | P 16/47 | May 2019 | **Solomon Systech**

6.9 Waveform Setting searching mechanism

As mentioned in Section 6.7, the SSD1675B OTP can store waveform setting and temperature range. If waveform setting and temperature range are programmed in OTP memory, corresponding waveform LUT can be selected according to the sensed temperature to drive the display. The Waveform Setting searching mechanism by driver IC is as follows.

- 1) Read temperature value by command register in the format of 12-bit binary.
- 2) According to read temperature and display mode selection, search LUT in OTP from TR0 to TR35 in sequence. The last match will be selected, then, the corresponding WS will be loaded in the LUT register to drive the display.

Remark: Waveform LUT selection criteria is "Lower temperature bound < Sensed temperature ≤ Upper temperature bound".

Table 6-8 shows an example for the waveform LUT searching from OTP:

000

- If the read temperature is 25degC, then, WS4 will be selected.
- If the read temperature is 34degC, then, WS7 will be selected. Although 34degC is also in the temperature range TR6, according to searching mechanism, the last match should be selected. Therefore, WS7 is selected.

Waveform LUT in OTP	Temperature Range in OTP	TR Lower Limit [Hex]	TR Upper Limit [Hex]	Temperature range in OTP
WS0	TR0	800	050	-128 DegC < Temperature ≤ 5 DegC
WS1	TR1	050	0A0	5 DegC < Temperature ≤ 10DegC
WS2	TR2	0A0	0F0	10 DegC < Temperature ≤ 15DegC
WS3	TR3	0F0	140	15 DegC < Temperature ≤ 20DegC
WS4	TR4	140	190	20 DegC < Temperature ≤ 25DegC
WS5	TR5	190	1E0	25 DegC < Temperature ≤ 30DegC
WS6	TR6	1E0	230	30 DegC < Temperature ≤ 35DegC
WS7	TR7	210	7FF	33 DegC < Temperature ≤ 127.9DegC

Table 6-8: Example of waveform settings selection based on temperature ranges.

Precaution:

Others

Others

Please ensure the temperature range covers whole range of application temperatures, display will not be updated if no suitable temperature range matches the sensed temperature.

000

SSD1675B | Rev 1.4 | P 17/47 | May 2019 | **Solomon Systech**

6.10 One Time Programmable (OTP) Memory

In the SSD1675B, there is an embedded OTP memory which is designed to store the waveform settings of different temperature range and some variables/parameters. The OTP memory can store 36 sets of waveform LUT settings (WS), 36 sets of temperature range (TR), VCOM value, display mode selection, waveform version and user ID. Figure 6 7 shows the address mapping of the 36 waveform setting (WS0 to WS35) and temperature range (TR0 to TR35).

addr.	D7	D6	D5	D4	D3	D2	D1	D0
0								
				W	S0			
106								
107								
				W	S1			
213								
214								
				W	S2			
320								
321								
				W	S3			
427								
]							
3638								
				WS	34			
3744								
3745								
				WS	35			
3851								
3852								
3853				TF	RO			
3854								
3855								
3856				TF	₹1			
3857								
3858								
3859				TF	R2			
3860								
3861								
3862				TF	R3			
3863								
3864								
3865				TF	R4			
3866								
3954								
3955				TR	34			
3956								
3957					.05			
3958				TR	35			
3959								

Figure 6-7: The Waveform setting mapping in OTP for waveform setting and temperature range

6.10.1 The Format for Temperature Range (TR)

The format of TR Lower limit and Upper limit as shown in Figure 6-8 which temp_L[11:0] is the lower limit and temp_H[11:0] is the upper limit of the temperature range. There has 36sets of TR for waveform LUT searching.

D7	D6	D5	D4	D3	D2	D1	D0			
temp_L[7:0]										
	temp_H[3:0] temp_L[11:8]									
temp_H[11:4]										

Figure 6-8: Format of Temperature Range (TR) in OTP

SSD1675B | Rev 1.4 | P 18/47 | May 2019 | **Solomon Systech**

6.11 VCI Detection

The VCI detection function is used to detect the VCI level when it is lower than Vlow, threshold voltage set by register.

In the SSD1675B, there is a command to execute the VCI detection function. When the VCI detection command is issued, the VCI detection will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of VCI, which 0 is normal, 1 is VCI<VIow.

6.12 HV Ready Detection

The HV Ready detection function is used for checking if driving voltage is ready before driven the EPD panel.

In the SSD1675B, it has the flexibility to set the number of detection and the detection duration for each HV ready detection operation. And, during the detection period, BUSY output is at high level until the operation is completed. After BUSY become low level, the detection result can be read from Status register.

SSD1675B | Rev 1.4 | P 19/47 | May 2019 | **Solomon Systech**

7 COMMAND TABLE

Table 7-1: Command Table

Com	Command Table														
R/W#			D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	on		
0	0	01	0	0	0	0	0	0	0		Driver Output control	Gate setti			
0	1	-	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= 12		J, 296 MU	X
0	1		0	0	0	0	0	0	0	A ₈		MUX Gate	MUX Gate lines setting as (A[8:0] + 1).		[8:0] + 1).
0	1		0	0	0	0	0	B ₂	B ₁	Bo		B[2:0] = 000 [POR]. Gate scanning sequence and direction B[2]: GD Selects the 1st output Gate GD=0 [POR], G0 is the 1st gate output channel, gate output sequence is G0,G1, G2, G3, GD=1, G1 is the 1st gate output channel, gate output sequence is G1, G0, G3, G2, B[1]: SM			
												Change so SM=0 [PC	OR], i2, G32 i4G29 OR], scan	95 (left an 4, G1, G3	nd right gate ,G295 to G295
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate of			
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀	Control	A[4:0] = 0			
												VGH settii	VGH		VGH
												A[4:0] 07h	12	A[4:0] 10h	16.5
												08h	12.5	11h	17
												09h	13	12h	17.5
												0Ah	13.5	13h	18
												0Bh	14	14h	18.5
												0Ch	14.5	15h	19
												0Dh	15	16h	19.5
												0Eh	15.5	17h	20
												0Fh	16	Other	NA

 SSD1675B
 Rev 1.4
 P 20/47
 May 2019
 Solomon Systech

Com	Command Table												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	04	0	0	0	0	0	1	0	0	Source Driving voltage	Set Source driving voltage	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	A[7:0] = 41h [POR], VSH1 at 15V	
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		B[7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V	
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀			

A[7]/B[7] = 1, VSH1/VSH2 voltage setting from 2.4V to 8.8V

10 0.0 v			
A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2
8Eh	2.4	AFh	5.7
8Fh	2.5	B0h	5.8
90h	2.6	B1h	5.9
91h	2.7	B2h	6
92h	2.8	B3h	6.1
93h	2.9	B4h	6.2
94h	3	B5h	6.3
95h	3.1	B6h	6.4
96h	3.2	B7h	6.5
97h	3.3	B8h	6.6
98h	3.4	B9h	6.7
99h	3.5	BAh	6.8
9Ah	3.6	BBh	6.9
9Bh	3.7	BCh	7
9Ch	3.8	BDh	7.1
9Dh	3.9	BEh	7.2
9Eh	4	BFh	7.3
9Fh	4.1	C0h	7.4
A0h	4.2	C1h	7.5
A1h	4.3	C2h	7.6
A2h	4.4	C3h	7.7
A3h	4.5	C4h	7.8
A4h	4.6	C5h	7.9
A5h	4.7	C6h	8
A6h	4.8	C7h	8.1
A7h	4.9	C8h	8.2
A8h	5	C9h	8.3
A9h	5.1	CAh	8.4
AAh	5.2	CBh	8.5
ABh	5.3	CCh	8.6
ACh	5.4	CDh	8.7
ADh	5.5	CEh	8.8
AEh	5.6	Other	NA
ABh ACh ADh	5.3 5.4 5.5	CCh CDh CEh	8.6 8.7 8.8

A[7]/B[7] = 0,

VSH1/VSH2 voltage setting from 9V to 17V

A/B[7:0]	VSH1/VSH2	A/B[7:0]	VSH1/VSH2
23h	9	3Ch	14
24h	9.2	3Dh	14.2
25h	9.4	3Eh	14.4
26h	9.6	3Fh	14.6
27h	9.8	40h	14.8
28h	10	41h	15
29h	10.2	42h	15.2
2Ah	10.4	43h	15.4
2Bh	10.6	44h	15.6
2Ch	10.8	45h	15.8
2Dh	11	46h	16
2Eh	11.2	47h	16.2
2Fh	11.4	48h	16.4
30h	11.6	49h	16.6
31h	11.8	4Ah	16.8
32h	12	4Bh	17
33h	12.2	Other	NA
34h	12.4		
35h	12.6		
36h	12.8		
37h	13		
38h	13.2		
39h	13.4		
3Ah	13.6		
3Bh	13.8		
-			

C[7] = 0, VSL setting from -9V to -17V

C[7:0]	VSL
1Ah	-9
1Ch	-9.5
1Eh	-10
20h	-10.5
22h	-11
24h	-11.5
26h	-12
28h	-12.5
2Ah	-13
2Ch	-13.5
2Eh	-14
30h	-14.5
32h	-15
34h	-15.5
36h	-16
38h	-16.5
3Ah	-17
Other	NA

0	0 0 08		0	0	0	0	1	0	0	0	Initial Code Setting OTP Program	Program Initial Code Setting
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	09	0	0	0	0	1	0	0	1		Write Register for Initial Code Setting
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A_2	A ₁	A ₀	Code Setting	Selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		A[7:0] ~ D[7:0]: Reserved Details refer to Application Notes of Initial
0	1		C ₇	C_6	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		Code Setting
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0	0	0A	0	0	0	0	1	0	1	0	Read Register for Initial Code Setting	Read Register for Initial Code Setting

SSD1675B Rev 1.4 P 21/47 May 2019 Solomon Systech

NAME DCC New DCC New DCC New DCC New DCC New DCC New New	Com	man	d Tak	ole													
O O O O O O O O O O					D6	D5	D4	D3	D2	D1	D0	Command	De	scription			
O	0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Во	oster Enable w			
O	0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		for	soft start curre	ent and duration setting.		
O													A[7	7:0] -> Soft star	rt setting for Phase1		
O													BL	= 8Bh = Soft stat	POR]		
D 7-0 -> Duration setting D 7-0 -> Duration setting of phase 2 D 7-0 -> Duration setting of phase 3 D 7-0 -> Duration setting of phase 3 D 7-0 -> D 7-0 -> Duration setting of phase 2 D 7-0 -> D 7-0 -														= 9Ch [[POR]		
D[7:0] - Duration setting	0			U	U	D 5	D4	D 3	D_2	D1	D ₀		C[7	7:0] -> Soft star	rt setting for Phase3		
Bit Description of each byte:													D[7				
A[6:0] / B[6:0] / C[6:0]: Bit[6:4] Driving Strength Selection																	
Selection														A[6:0] / B[6:0] / C[6:0]:			
001 2 010 3 011 4 100 5 101 6 110 7 111 8(Strongest)														Bit[6:4]			
010 3 011 4 100 5 101 6 6 110 7 111 8(Strongest)														000	1(Weakest)		
011														001	2		
100 5 101 6 110 7 111 8(Strongest)																	
101 6 110 7 111 8(Strongest)																	
Bit[3:0] Min Off Time Setting of GDR [Time unit]																	
Bit[3:0] Min Off Time Setting of GDR (Time unit 0000																	
Bit[3:0] Min Off Time Setting of GDR Time unit																	
Display Time unit														111	8(Strongest)		
NA														Bit[3:0]			
0011														0000	NΛ		
0101 3.2 0110 3.9 0111 4.6 1000 5.4 1001 6.3 1010 7.3 1011 8.4 1100 9.8 1101 11.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 13.8 13.2 1														0011	NA		
0110 3.9 0111 4.6 1000 5.4 1001 6.3 1010 7.3 1011 8.4 1100 9.8 1101 11.5 1110 13.8 1111 16.5 1111 16.5 1110 13.8 1111 16.5 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 1111 16.5 1110 13.8 13.2 13.2 13.2 13.2 13.2 13.3 13.2 13.3 13.2 13.3														0100	2.6		
0111														0101	3.2		
1000 5.4 1001 6.3 1010 7.3 1011 8.4 1100 9.8 1101 11.5 1110 13.8 1111 16.5 1111														0110	3.9		
1001 6.3 1010 7.3 1011 8.4 1100 9.8 1101 11.5 1110 13.8 1111 16.5 1111														0111	4.6		
1010 7.3 1011 8.4 1100 9.8 1101 11.5 1110 13.8 1111 16.5 111																	
1011																	
1100 9.8 1101 11.5 1110 13.8 1111 16.5																	
1101																	
1110																	
1111 16.5																	
D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 Bit[1:0] Duration of Phase [Approximation] 00 10ms 01 20ms 10 30ms																	
D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 Bit[1:0]														1111	10.5		
Bit[1:0] Duration of Phase [Approximation] 00 10ms 01 20ms 10 30ms														D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2			
Bit[1.0] [Approximation] 00 10ms 01 20ms 10 30ms														D[1:0]: duration setting of phase 1			
01 20ms 10 30ms																	
10 30ms													_ _ 				
													01 20ms				
														11	40ms		

 SSD1675B
 Rev 1.4
 P 22/47
 May 2019
 Solomon Systech

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	0F	0	0	0	0	1	1	1	1	Gate scan start position	Set the scanning start position of the gate
0	1		A_7	A ₆	A_5	A_4	A_3	A_2	A ₁	A_0		driver. The valid range is from 0 to 295. A[8:0] = 000h [POR]
0	1		0	0	0	0	0	0	0	A ₈		[A[6.0] = 00011 [F OK]
												When TB=0: SCN [8:0] = A[8:0] When TB=1: SCN [8:0] = 295 - A[8:0]
							1		ı		T	
0	0	10	0	0	0	1	0	0	0		Deep Sleep mode	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	A ₁	A_0		A[1:0]: Description 00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
												After this command initiated, the chip will
												enter Deep Sleep Mode, BUSY pad will
												keep output high.
												Remark: To Exit Deep Sleep mode, User required
												to send HWRESET to the driver
		1							I			
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode	Define data entry sequence
0	1		0	0	0	0	0	A_2	A ₁	A ₀	setting	A[2:0] = 011 [POR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X increment, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
					_	ا ر ا			ı <u>.</u>		low peop	In
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode
												During operation, BUSY pad will output high.
												Note: RAM are unaffected by this command.

 SSD1675B
 Rev 1.4
 P 23/47
 May 2019
 Solomon Systech

Com	<u>ma</u> n	<u>d T</u> al	ole													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).				
0	1		0	A ₆	A ₅	A4	0	A ₂	A ₁	A ₀		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.				
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection				
0	1		0	0	0	0	0	A2	A ₁	Ao		A[2:0] = 100 [POR] , Detect level at 2.3V A[2:0] : VCI level Detect A[2:0] VCI level 011 2.2V 100 2.3V 101 2.4V 110 2.5V 111 2.6V Other NA The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).				
0	0	10	0	_	0	1	1	Λ	0	Δ.	Tomporature Soncer	Tomporature Sensor Selection				
0	1	18	0 A ₇	0 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	0 A ₀	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor				
				ı		1				ı	Γ					
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control (Write to	Write to temperature register. A[11:0] = 7FFh [POR]				
0	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	temperature register)	$\Delta[11.0] = IFFH[FOR]$				
0	1		A ₃	A_2	A ₁	A ₀	0	0	0	0	' ' '					

 SSD1675B
 Rev 1.4
 P 24/47
 May 2019
 Solomon Systech

Command Table R/W# D/C# Hex D7 D6 D5 D4 D3 D2 D1 D0 Command Description 0 0 1B 0 0 0 1 1 0 1 1 Temperature Sensor Read from temperature register.													
# D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.		
1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	Control (Read from			
1		Аз	A ₂	A ₁	A ₀	0	0	0	0	temperature register)			
ı									I				
0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature		
1		A ₇	A_6	A_5	A_4	A_3	A_2	A ₁	A_0		sensor.		
1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀		A[7:0] = 00h [POR], B[7:0] = 00h [POR],		
1		C ₇	C_6	C ₅	C ₄	C ₃	C_2	C ₁	C ₀		C[7:0] = 00h [POR],		
											A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer 01 Address + pointer + 1st parameter 10 Address + pointer + 1st parameter + 2nd pointer 11 Address A[5:0] - Pointer Setting B[7:0] - 1st parameter C[7:0] - 2nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.		
0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.		
0	21	0	0	1	0	0	0	0	1	Display Update	RAM content option for Display Update		
1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control 1	A[7:0] = 00h [POR]		
											A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content		
	0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1C 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1	1	1 A ₁₁ A ₁₀ A ₉ A ₈ 1 A ₃ A ₂ A ₁ A ₀ 0 1C 0 0 0 1 1 A ₇ A ₆ A ₅ A ₄ 1 B ₇ B ₆ B ₅ B ₄ 1 C ₇ C ₆ C ₅ C ₄ 0 20 0 0 1 0 0 21 0 0 1 0	1 A ₁₁ A ₁₀ A ₉ A ₈ A ₇ 1 A ₃ A ₂ A ₁ A ₀ 0 0 1C 0 0 0 1 1 1 A ₇ A ₆ A ₅ A ₄ A ₃ 1 B ₇ B ₆ B ₅ B ₄ B ₃ 1 C ₇ C ₆ C ₅ C ₄ C ₃	1 A 11 A11 A10 A9 A8 A7 A6 1 A3 A2 A1 A0 0 0 0 1C 0 0 0 1 1 1 1 A7 A6 A5 A4 A3 A2 1 B7 B6 B5 B4 B3 B2 1 C7 C6 C5 C4 C3 C2 0 20 0 0 1 0 0 0	1 A A11 A10 A9 A8 A7 A6 A5 1 A3 A2 A1 A0 0 0 0 0 1C 0 0 0 1 1 1 0 1 A7 A6 A5 A4 A3 A2 A1 1 B7 B6 B5 B4 B3 B2 B1 1 C7 C6 C5 C4 C3 C2 C1	1 A A11 A10 A9 A8 A7 A6 A5 A4 1 A3 A2 A1 A0 O	1		

 SSD1675B
 Rev 1.4
 P 25/47
 May 2019
 Solomon Systech

<u>om</u>	man	d Tak	oie										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Display Update Control 2	Display Update Sequence Option Enable the stage for Master Act A[7:0]= FFh (POR)	
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal → Enable Analog	C0
												Disable Analog → Disable clock signal	03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	В9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF

 SSD1675B
 Rev 1.4
 P 26/47
 May 2019
 Solomon Systech

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly. The 1st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense Duration	Stabling time between entering VCOM
0	1	_5	0	1	0	0	A ₃	A ₂	A ₁	A ₀	. Join Jones Buldholl	sensing mode and reading acquired.
												A[3:0] = 09h [POR], duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.

 SSD1675B
 Rev 1.4
 P 27/47
 May 2019
 Solomon Systech

Com	man	d Tal	ole																			
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	ion									
0	0	2B	0	0	1	0	1	0	1	1	Write Register for		mand is us									
0	1		0	0	0	0	0	1	0	0	VCOM Control		VCOM tog I D63h sho		data bytes							
0	1	•	0	1	1	0	0	0	1	1		command		ould be se	t for this							
	[[<u> </u>						oommane										
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VCOM register from MCU interface										
0	1	•	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	_	A[7:0] = 0										
												A[7:0]	VCOM	A[7:0]	VCOM							
												08h -0.2 44h -1.7										
												0Ch	-0.3	48h	-1.8							
												10h -0.4 4Ch -1.9 14h -0.5 50h -2										
												18h	-0.6	54h	-2.1							
												1Ch	-0.7	58h	-2.2							
												20h	-0.8	5Ch	-2.3							
	24h -0.9 60h -2.4 28h -1 64h -2.5																					
												28h	-1	64h	-2.5							
												2Ch	-1.1	68h	-2.6							
												30h	-1.2	6Ch	-2.7							
												34h	-1.3	70h	-2.8							
												38h 3Ch	-1.4	74h 78h	-2.9 -3							
												40h	-1.5 -1.6	Other	NA							
												4011	-1.0	Other	INA							
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read Re	egister for	Display O	ption:							
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Display Option		-g.o.o	opa,	p							
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀			COM OTI		n							
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		(Comma	and 0x37, I	Byte A)								
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		B[7:0]: \	COM Reg	jister								
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀			and 0x2C)									
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		C[7:0]. (G[7:0]: Dis _l	alay Made	.							
1	1		G ₇	G_6	G ₅	G ₄	G ₃	G ₂	G₁	G_0			and 0x37, I									
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀		[5 bytes]		,	,							
1	1		l ₇	I ₆	I ₅	I ₄	I ₃	l ₂	I ₁	I ₀		 	([7:0]: \\/	unform \/-	rcion							
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	J ₀			<[7:0]: Wav and 0x37, I									
1	1		K ₇	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	K ₀		[4 bytes]		, 0 .0) <i> </i>							
	l	I																				
0	0	2E	0	0	1	0	1	1	1	0	User ID Read				ed in OTP:							
1	1		A ₇	A ₆	A_5	A ₄	A ₃	A_2	A ₁	A ₀			J[7:0]: Use J) [10 byt		Byte A and							
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		Буге	o, Lio byt	ပဒျ								
1	1		C ₇	C_6	C_5	C ₄	C ₃	C ₂	C ₁	C ₀												
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀												
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀												
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀												
1	1		G_7	G_6	G_5	G ₄	G ₃	G ₂	G ₁	G_0												
1	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H₁	Ho												
1	1		I ₇	l 6	I 5	I 4	l ₃	l ₂	I ₁	I ₀												
1	1		J_7	J 6	J 5	J_4	J ₃	J_2	J_1	J_0												

 SSD1675B
 Rev 1.4
 P 28/47
 May 2019
 Solomon Systech

Com			ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1	21	0	0	A ₅	A ₄	0	A ₂	A ₁	A ₀	Status Dit Noad	A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting
			Č		-						. 10g.a 110 0 1	The contents should be written into RAM before sending this command.
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
		0.	O	0	'	'		Ü	J	'	2000 110	Load off of waveform centing
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1	JZ	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	TVVIILE LOT TEGISTEI	[100 bytes], which contains the content of
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		VS [nX-LUT], TP #[nX], RP#[n]
0	1		رو .	. د	٠.	4 -	:	∠ر	٠	٠		Refer to Session 6.7 Waveform Setting
0	1		•					•				
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1675B application note.
												BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read A[15:0] is the CRC read out value
1	1		A ₁₅	A ₁₄			A ₁₁	A ₁₀	A ₉	A ₈		A[13.0] is the CNO read out value
1	1		A ₇	A ₆	A ₅	A_4	A ₃	A ₂	A ₁	A_0		

 SSD1675B
 Rev 1.4
 P 29/47
 May 2019
 Solomon Systech

Com	man	d Tal	ble													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]				
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.				
0	0	37	0	0	1	1	0	1	1	1	Write Register for	Write Register for Display Option				
0	1		0	0	0	0	0	0	0	0	Display Option	B[7:0] Display Mode for WS[7:0]				
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		C[7:0] Display Mode for WS[15:8]				
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		D[7:0] Display Mode for WS[23:16] E[7:0] Display Mode for WS[31:24]				
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		F[3:0] Display Mode for WS[35:32]				
0	1		0	F ₆	0	0	F ₃	F ₂	F ₁	F ₀		0: Display Mode 1 [POR] 1: Display Mode 2				
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go		1. Display Wode 2				
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀		F[6]: PingPong for Display Mode 2 0: RAM ping-pong disable [POR]				
0	1		I ₇	l 6	I 5	I 4	l ₃	l ₂	I ₁	I ₀		0: RAM ping-pong disable [POR] 1: RAM ping-pong enable				
0	1		J_7	J ₆	J 5	J ₄	J ₃	J_2	J ₁	J ₀		G[7:0]~J[7:0] module ID /waveform version.				
												Remarks:				
												 A[7:0]~J[7:0] can be stored in OTP RAM ping-pong function is not support for Display Mode 1 				
					I	1	1		ı	I	T					
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes]				
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀						
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁			Remarks: A[7:0]~J[7:0] can be stored in OTP				
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀						
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	Εo						
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F_0						
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G₁	G ₀						
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀						
0	1		<u>l₇</u>	l ₆	l ₅	I 4	l 3	l ₂	I ₁	l ₀						
0	1		J ₇	J ₆	J 5	J ₄	J 3	J_2	J ₁	J_0						
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode				
0	1		0	0	0	0	0	0	A ₁	A ₀		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage				
												Remark: User is required to EXACTLY follow the reference code sequences				

 SSD1675B
 Rev 1.4
 P 30/47
 May 2019
 Solomon Systech

Con	ıman	d Tal	ble												
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command		Description		
0	0	ЗА	0	0	1	1	1	0	1	0	Set dummy li	•	Set number of		eriod
0	1		0	A ₆	A ₅	A ₄	A ₃	A_2	A ₁	A ₀			A[6:0] = 30h [P]	OR]	
				A[6:0]: Number of dummy line period in term of TGate											
			Available setting 0 to 127.												
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line		Set Gate line w	,	
0	1		0	0	0	0	A ₃	A ₂	A ₁	A ₀			A[3:0] = 1010 [POR]	
	Remark: Default value will give 50Hz Frame frequency under 48 dummy line pulse setting.														
Reso	olution	128	3x296					Reso	oolution	-	104x212		Resoolution	152x152	
				or of Ov3	Δ Pa	rameter	of Ov3E				Paramater of 0v3A	Parameter of 0v3	R Frame Frequency		Parameter of 0v3B

Resoolution	128x296		Resoolution	104x212		Resoolution	152x152	
Frame Frequency	Paramater of 0x3A	Parameter of 0x3B	Frame Frequency	Paramater of 0x3A	Parameter of 0x3B	Frame Frequency	Paramater of 0x3A	Parameter of 0x3B
25	0x2A	0x0D	25	0x29	0x0E	25	0x65	0x0E
30	0x52	0x0C	30	0x46	0x0D	30	0x3A	0x0E
35	0x1C	0x0C	35	0x1E	0x0D	35	0x1C	0x0E
40	0x47	0x0B	40	0x48	0x0C	40	0x06	0x0E
45	0x1E	0x0B	45	0x28	0x0C	45	0x24	0x0D
50	0x30	0x0A	50	0x0F	0x0C	50	0x11	0x0D
55	0x11	0x0A	55	0x37	0x0B	55	0x02	0x0D
60	0x25	0x09	60	0x21	0x0B	60	0x25	0x0C
65	0x0B	0x09	65	0x0E	0x0B	65	0x16	0x0C
70	0x2C	0x08	70	0x22	0x0A	70	0x0A	0x0C
75	0x15	0x08	75	0x11	0x0A	75	0x2C	0x0B
80	0x01	0x08	80	0x03	0x0A	80	0x1F	0x0B
85	0x1E	0x07	85	0x17	0x09	85	0x15	0x0B
90	0x0C	0x07	90	0x0A	0x09	90	0x0B	0x0B
95	0x36	0x06	95	0x26	0x08	95	0x02	0x0B
100	0x25	0x06	100	0x1A	0x08	100	0x14	0x0A
105	0x15	0x06	105	0x0E	0x08	105	0x0C	0x0A
110	0x07	0x06	110	0x04	80x0	110	0x04	0x0A
115	0x26	0x05	115	0x1D	0x07	115	0x15	0x09
120	0x18	0x05	120	0x13	0x07	120	0x0E	0x09
125	0x0B	0x05	125	0x0A	0x07	125	80x0	0x09
130	0x35	0x04	130	0x01	0x07	130	0x01	0x09
135	0x28	0x04	135	0x22	0x06	135	0x18	80x0
140	0x1C	0x04	140	0x1A	0x06	140	0x12	0x08
145	0x11	0x04	145	0x11	0x06	145	0x0C	0x08
150	0x07	0x04	150	0x0A	0x06	150	0x06	0x08
155	0x2B	0x03	155	0x03	0x06	155	0x01	0x08
160	0x20	0x03	160	0x1C	0x05	160	0x15	0x07
165	0x16	0x03	165	0x15	0x05	165	0x10	0x07
170	0x0D	0x03	170	0x0E	0x05	170	0x0B	0x07
175	0x04	0x03	175	0x07	0x05	175	0x06	0x07
180	0x33	0x02	180	0x01	0x05	180	0x02	0x07
185	0x29	0x02	185	0x21	0x04	185	0x1C	0x06
190	0x20	0x02	190	0x1B	0x04	190	0x17	0x06
195	0x18	0x02	195	0x15	0x04	195	0x12	0x06
200	0x10	0x02	200	0x0F	0x04	200	0x0E	0x06

Remark: Frame rate setting depends on resolution.

 SSD1675B
 Rev 1.4
 P 31/47
 May 2019
 Solomon Systech

Com	Command Table												
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform	Select border way	veform for VBD
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀	Control		R], set VBD as HIZ.
			-			·						A 57 01 0 1 1 1 1	ND (1
												A [7:6] :Select VE A[7:6]	SD option Select VBD as
												00	GS Transition,
													Defined in A[1:0]
												01	Fix Level,
													Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
												A [5:4] Fix Level S	Setting for VBD
												A[5:4]	VBD level
												00[POR]	VSS
												01	VSH1
												10	VSL
												11	VSH2
												A [1:0] GS Transit	tion setting for VBD
												A[1:0]	VBD Transition
												00[POR]	LUT0
												01	LUT1
												10	LUT2
												11	LUT3
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option	`
0		41	0	0	0	0	0	0	0	A ₀	Read RAIN Option	A[0]= 0 [POR]	ı
0	1		U	U	0	U	U	U	U	A ₀			responding to RAM0x24
													responding to RAM0x26
		44	_	4				4			Cat DAM V addraga	Conneity the nate of	and positions of the
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position		end positions of the n the X direction by an
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Ctart / Erra pooliion	address unit for F	
0	1		0	0	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀			
													XStart, POR = 00h
												B[5:0]: XEA[5:0], A	XEnd, POR = 13h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify the start/e	end positions of the
0	1		A ₇	A 6	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position		n the Y direction by an
0	1		0	0	0	0	0	0	0	A ₈		address unit for R	AM
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀		AI8:01: YSAI8:01	YStart, POR = 000h
0	1		0	0	0	0	0	0	0	B ₈			YEnd, POR = 127h
	<u> </u>	I										1 2 2 2 2	•

 SSD1675B
 Rev 1.4
 P 32/47
 May 2019
 Solomon Systech

New Dick Hex Drope D	O	Command Table															
0	Name	R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
0	Name	0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM	Auto Write	e RED RA	M for Reg	ular Pattern
A[7]: The 1st step value, POR = 0 A[6,4]: Step Height, POR = 00 A[6,4]: Step Height, POR = 00 A[6,4]: Step Height, POR = 000 A[6,4]: Alter RAM in Y-direction according to Cate A[6,4] Height A[6,4] Height A[6,4] Height A[6,4] Height A[6,4] Height A[6,4] A[6,	A[7]: The 1st step value, POR = 0 A[6:4]: Step Height, POR = 00 O	0	1		A ₇	A ₆	A ₅			A ₂	A ₁	A ₀	for Regular Pattern			Ü	
O O 47 O 1 O O O 1 1 1 Auto Write B/W RAM for Regular Pattern		0	1		A7	A6	A5	A4	0	A ₂	A ₁	Ao	for Regular Pattern	A[7]: The A[6:4]: Step of all to Gate A[6:4] 000 001 010 011 A[2:0]: Step of all to Source A[2:0] 000 001 010 011	1st step vom per Height, ter RAM in Height 8 16 32 64 ep Width, ter RAM in Width 8 16 32 64	POR= 000 1/01 110 110 101 110 110 111 110	Height 128 256 296 NA on according Width 128 160 NA NA
A ₇ A ₆ A ₅ A ₄ 0 A ₂ A ₁ A ₀ Regular Pattern A[7:0] = 00h [POR] A[7]: The 1st step value, POR = 0 A[6:4]: Step Hieght, POR = 000 Step of alter RAM in Y-direction according to Gate A[6:4] Height A[6:4] Height 000	1															ut high du	ring
A ₇ A ₆ A ₅ A ₄ 0 A ₂ A ₁ A ₀ Regular Pattern A[7:0] = 00h [POR]	1																
A ₇ A ₆ A ₅ A ₄ 0 A ₂ A ₁ A ₀ Regular Pattern A[7:0] = 00h [POR]	1			47	_		_						A CANCE DAM DAME		- DAA/ DAI	M (D	In a Datte of
A[7]: The 1st step value, POR = 0 A[6:4]: Step Hieght, POR=000 Step of alter RAM in Y-direction according to Gate A[6:4] Height A[6:4] Height 000 8 100 128 001 16 101 256 010 32 110 296 011 64 111 NA A[2:0]: Step Width, POR=000 Step of alter RAM in X-direction according to Source A[2:0] Width A[2:0] Width 000 8 100 128 001 16 101 160 010 32 110 NA 011 64 111 NA During operation, BUSY pad will output	A[7]: The 1st step value, POR = 0 A[6:4]: Step Hieght, POR=000 Step of alter RAM in Y-direction according to Gate A[6:4] Height A[6:4] Height 000 8 100 128 001 16 101 256 010 32 110 296 011 64 111 NA A[2:0]: Step Width, POR= 000 Step of alter RAM in X-direction according to Source A[2:0] Width A[2:0] Width 000 8 100 128 001 16 101 160 010 32 110 NA 011 64 111 NA During operation, BUSY pad will output			47				_								VI for Regi	ılar Pattern
, , , , , , , , , , , , , , , , , , ,					Ay	A6	A5	A4	0	A2	A1	Ao		A[7]: The A[6:4]: Step of all to Gate A[6:4]	1st step viete Height, ter RAM in Height 8 16 32 64 ep Width, ter RAM in Width 8 16 32 64	POR= 000 1/01 110 110 101 110 110 110	Height 128 256 296 NA on according Width 128 160 NA NA

SSD1675B Rev 1.4 P 33/47 May 2019 **Solomon Systech**

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	counter	address in the address counter (AC) A[5:0]: 00h [POR].
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y
0	1		A ₇	A ₆	A_5	A ₄	A ₃	A_2	A ₁	A ₀	counter	address in the address counter (AC)
0	1		0	0	0	0	0	0	0	A ₈		A[8:0]: 000h [POR].
0	0	74	0	1	1	1	0	1	0	0	Set Analog Block	A[7:0]: 54h [POR]
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control	
0	0	7E	0	1	1	1	1	1	1	0	Set Digital Block Control	A[7:0]: 3Bh [POR]
0	1		A ₇	A ₆	A_5	A_4	A ₃	A_2	A ₁	A_0		
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.

 SSD1675B
 Rev 1.4
 P 34/47
 May 2019
 Solomon Systech

8 COMMAND DESCRIPTION

8.1 Driver Output Control (01h)

This triple byte command has multiple configurations and each bit setting is described as follows:

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	MUX7	MUX6	MUX5	MUX4	MUX3	MUX2	MUX1	MUX0
PC)R	0	0	1	1	1	1	1	1
W	1								MUX8
PC)R								1
W	1						GD	SM	TB
PC	DR.						0	0	0

MUX[8:0]: Specify number of lines for the driver: MUX[8:0] + 1. Multiplex ratio (MUX ratio) from 16 MUX to 296MUX.

GD: Selects the 1st output Gate

This bit is made to match the GATE layout connection on the panel. It defines the first scanning line.

SM: Change scanning order of gate driver.

When SM is set to 0, left and right interlaced is performed.

When SM is set to 1, no splitting odd / even of the GATE signal is performed,

Output pin assignment sequence is shown as below (for 296 MUX ratio):

	SM=0	SM=0	SM=1	SM=1
Driver	GD=0	GD=1	GD=0	GD=1
G0	ROW0	ROW1	ROW0	ROW148
G1	ROW1	ROW0	ROW148	ROW0
G2	ROW2	ROW3	ROW1	ROW149
G3	ROW3	ROW2	ROW149	ROW1
:	:	:	:	:
G146	ROW146	ROW147	ROW73	ROW222
G147	ROW147	ROW146	ROW222	ROW73
G148	ROW148	ROW149	ROW74	ROW223
G149	ROW149	ROW148	ROW223	ROW74
:	:	:	:	:
G292	ROW292	ROW293	ROW146	ROW294
G293	ROW293	ROW292	ROW294	ROW146
G294	ROW294	ROW295	ROW147	ROW295
G295	ROW295	ROW294	ROW295	ROW147

See "Scan Mode Setting" on next page.

TB: Change scanning direction of gate driver.

This bit defines the scanning direction of the gate for flexible layout of signals in module either from up to down (TB = 0) or from bottom to up (TB = 1).

SSD1675B | Rev 1.4 | P 35/47 | May 2019 | **Solomon Systech**




Figure 8-1: Output pin assignment on different Scan Mode Setting

 SSD1675B
 Rev 1.4
 P 36/47
 May 2019
 Solomon Systech

8.2 Gate Scan Start Position (0Fh)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
PC)R	0	0	0	0	0	0	0	0
W	1	0	0	0	0	0	0	0	SCN8
POR		0	0	0	0	0	0	0	0

This command is to set Gate Start Position for determining the starting gate of display RAM by selecting a value from 0 to 295. Figure 8-2 shows an example using this command of this command when MUX ratio= 295 and MUX ratio= 148 "ROW" means the graphic display data RAM row.

Figure 8-2: Example of Set Display Start Line with no Remapping

Г	MUX ratio (01h) = 127h	MUX ratio (01h) = 093h	MUX ratio (01h) = 095h
GATE Pin	Gate Start Position (0Fh)	Gate Start Position (0Fh)	Gate Start Position (0Fh)
	= 000h	= 000h	= 04Ah
G0	ROW0	ROW0	- 047 (11
G1	ROW1	ROW1	-
G2	ROW2	ROW2	-
G3	ROW3	ROW3	-
:	:	:	·
:	:	:	:
G72	:	:	-
G73	:	:	-
G74	:	:	ROW74
G75	:	:	ROW75
:	:	:	:
:	:	:	:
G146	ROW146	ROW146	:
G147	ROW147	ROW147	:
G148	ROW148	-	:
G149	ROW149	-	:
:	:	:	:
	:	:	:
G220	:	:	:
G221	:	:	:
G222	:	:	ROW222
G223	:	:	ROW223
	:	:	:
:	:	:	:
G292	ROW292	-	-
G293	ROW293	-	-
G294	ROW294	-	-
G295	ROW295	-	-
Display Example	SOLOMON SYSTECH		SOLOMON

SSD1675B Rev 1.4 P 37/47 May 2019 **Solomon Systech**


8.3 Data Entry Mode Setting (11h)

This command has multiple configurations and each bit setting is described as follows:


R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1						AM	ID1	ID0
PC)R	0	0	0	0	0	0	1	1

ID[1:0]: The address counter is automatically incremented by 1, after data is written to the RAM when ID[1:0] = "01". The address counter is automatically decremented by 1, after data is written to the RAM when ID[1:0] = "00". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to the RAM. When AM = "0", the address counter is updated in the X direction. When AM = "1", the address counter is updated in the Y direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.



The pixel sequence is defined by the ID [0],



SSD1675B | Rev 1.4 | P 38/47 | May 2019 | **Solomon Systech**

8.4 Set RAM X - Address Start / End Position (44h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
w	1				XSA4	XSA3	XSA2	XSA1	XSA0
P	OR .	0	0	0	0	0	0	0	0
w	1				XEA4	XEA3	XEA2	XEA1	XEA0
P	OR .	0	0	0	1	0	0	1	1

XSA[4:0]/XEA[4:0]: Specify the start/end positions of the window address in the X direction by 8 times address unit. Data is written to the RAM within the area determined by the addresses specified by XSA [4:0] and XEA [4:0]. These addresses must be set before the RAM write.

It allows on XEA [4:0] \leq XSA [4:0]. The settings follow the condition on 00h \leq XSA [4:0], XEA [4:0] \leq 13h. The windows is followed by the control setting of Data Entry Setting (R11h)

8.5 Set RAM Y - Address Start / End Position (45h)

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	YSA7	YSA6	YSA5	YSA4	YSA3	YSA2	YSA1	YSA0
PC)R	0	0	0	0	0	0	0	0
W	1	0	0	0	0	0	0	0	YSA8
PC	DR	0	0	0	0	0	0	0	0
W	1	YEA7	YEA6	YEA5	YEA4	YEA3	YEA2	YEA1	YEA0
PC)R	0	0	1	0	0	1	1	1
W	1	0	0	0	0	0	0	0	YEA8
POR		0	0	0	0	0	0	0	1

YSA[8:0]/YEA[8:0]: Specify the start/end positions of the window address in the Y direction by an address unit. Data is written to the RAM within the area determined by the addresses specified by YSA [8:0] and YEA [8:0]. These addresses must be set before the RAM write.

It allows YEA [8:0] \leq YSA [8:0]. The settings follow the condition on 00h \leq YSA [8:0], YEA [8:0] \leq 127h. The windows is followed by the control setting of Data Entry Setting (R11h)

8.6 Set RAM Address Counter (4Eh-4Fh)

Reg#	R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
4Eh	W	1				XAD4	XAD3	XAD2	XAD1	XAD0
	PC	OR .	0	0	0	0	0	0	0	0
	W	1	YAD7	YAD6	YAD5	YAD4	YAD3	YAD2	YAD1	YAD0
	PC)R	0	0	0	0	0	0	0	0
4Fh	W	1								YAD8
	PC)R								0

XAD[4:0]: Make initial settings for the RAM X address in the address counter (AC). **YAD[8:0]:** Make initial settings for the RAM Y address in the address counter (AC).

After RAM data is written, the address counter is automatically updated according to the settings with AM, ID bits and setting for a new RAM address is not required in the address counter. Therefore, data is written consecutively without setting an address. The address counter is not automatically updated when data is read out from the RAM. RAM address setting cannot be made during the standby mode. The address setting should be made within the area designated with window addresses which is controlled by the Data Entry Setting (R11h) {AM, ID[1:0]}; RAM Address XStart / XEnd Position (R44h) and RAM Address Ystart / Yend Position (R45h). Otherwise undesirable image will be displayed on the Panel.

SSD1675B | Rev 1.4 | P 39/47 | May 2019 | **Solomon Systech**

9 Operation Flow and Code Sequence

9.1 General operation flow to drive display panel




Figure 9-1: Operation flow to drive display panel

SSD1675B | Rev 1.4 | P 40/47 | May 2019 | **Solomon Systech**

10 Absolute Maximum Rating

Table 10-1: Maximum Ratings

Symbol	Parameter	Rating	Unit
Vcı	Logic supply voltage	-0.5 to +6.0	V
Vin	Logic Input voltage	-0.5 to V _{DDIO} +0.5	V
Vouт	Logic Output voltage	-0.5 to V _{DDIO} +0.5	V
Topr	Operation temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-65 to +150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V_{Cl} be constrained to the range $V_{SS} < V_{Cl}$. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either V_{SS} or V_{DDIO}). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

11 Electrical Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, VDD=1.8V, T_{OPR}=25°C.

Table 11-1: DC Characteristics

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Vcı	VCI operation voltage	VCI		2.2	3.0	3.7	V
V_{DD}	VDD operation voltage	VDD		1.7	1.8	1.9	V
V _{СОМ_DС}	VCOM_DC output voltage	VCOM		-3.0		-0.2	V
dV _{COM_DC}	VCOM_DC output voltage deviation	VCOM		-200		200	mV
V _{COM_AC}	VCOM_AC output voltage	VCOM		V _{SL} + V _{COM_DC}	V _{СОМ_DС}	V _{SH1} + V _{COM_DC}	V
V _{GATE}	Gate output voltage	G0~G295		-20		+20	V
V _{GATE(p-p)}	Gate output peak to peak voltage	G0~G295				40	V
V _{SH1}	Positive Source output voltage	VSH1		+2.4	+15	+17	V
dV _{SH1}	VSH1 output voltage	VSH1	From 2.4V to 8.8V	-100		100	mV
	deviation		From 9.0V to 17V	-200		200	mV
V _{SH2}	Positive Source output voltage	VSH2		+2.4	+5	+17	V
dV _{SH2}	VSH2 output voltage	VSH2	From 2.4V to 8.8V	-100		100	mV
	deviation		From 9.0V to 17V	-200		200	mV
V_{SL}	Negative Source output voltage	VSL		-17	-15	-9	V
dV_{SL}	VSL output voltage deviation	VSL		-200		200	mV
V _{IH}	High level input voltage	SDA, SCL, CS#, D/C#, RES#, BS1,		0.8V _{DDIO}			V
VIL	Low level input voltage	M/S#, EXTVDD, CL				0.2V _{DDIO}	V
Vон	High level output voltage	SDA, BUSY, CL	IOH = -100uA	0.9V _{DDIO}			V
Vol	Low level output voltage		IOL = 100uA			0.1V _{DDIO}	V
V_{PP}	OTP Program voltage	VPP		7.25	7.5	7.75	V

SSD1675B | Rev 1.4 | P 41/47 | May 2019 | **Solomon Systech**

Symbol	Parameter	Applicable pin	Test Condition	Min.	Тур.	Max.	Unit
Islp_VCI	Sleep mode current	VCI	- DC/DC off - No clock - No output load - MCU interface access - RAM data access		20	35	uA
Idslp_VCI1	Current of deep sleep mode 1	VCI	- DC/DC off - No clock - No output load - No MCU interface access - Retain RAM data but cannot access the RAM		1	3	uA
Idslp_VCI2	Current of deep sleep mode 2	VCI	 DC/DC off No clock No output load No MCU interface access Cannot retain RAM data 		0.7	3	uA
lopr_VCI	Operating Mode current	VCI	VCI=3.0V		1000		uA
V _{GH}	Operating Mode Output Voltage	VGH	Enable Clock and Analog by Master Activation Command	19.5	20	20.5	V
V _{SH1}		VSH1	VGH=20V VGL=-VGH	14.8	15	15.2	V
V _{SH2}		VSH2	VSH1=15V VSH2=5V	4.9	5	5.1	V
V _{SL}		VSL	VSL=-15V VCOM = -2V	-15.2	-15	-14.8	V
V _{сом}		VCOM	No waveform transitions. No loading. No RAM read/write No OTP read /write	-2.2	-2	-1.8	V

Table 11-2: Regulators Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
IVSH	VSH1 current	VSH1 = +15V	VSH1			800	uA
IVSH1	VSH2 current	VSH2 = +5V	VSH2			800	uA
IVSL VSL current		VSL = -15V	VSL			800	uA
IVCOM	VCOM current	VCOM = -2V	VCOM			100	uA

 SSD1675B
 Rev 1.4
 P 42/47
 May 2019
 Solomon Systech

12 AC Characteristics

12.1.1 Serial Peripheral Interface

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, T_{OPR} = 25°C, CL=20pF

Table 12-1 : Serial Peripheral Interface Timing Characteristics

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscL	SCL frequency (Write Mode)			20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	20			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tcsнigh	Time CS# has to remain high between two transfers	100			ns
tsclhigh	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tcsнigh	Time CS# has to remain high between two transfers	250			ns
tsclhigh	Part of the clock period where SCL has to remain high	180			ns
tscllow	Part of the clock period where SCL has to remain low	180			ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
t _{SOHLD}	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

tckper CS# **t**CSHIGH t sclнigh t_{CSHLD} tcssu tscllow SCL tsisu 🛠 t SIHLD SDA (Write Mode) \leftrightarrow t_{SOHLD} SDA (Read Mode)

Figure 12-1: SPI timing diagram

SSD1675B | Rev 1.4 | P 43/47 | May 2019 | **Solomon Systech**

13 Application Circuit

vss C2 VSH2 TSCL TSDA CONNECTION TSCL TSDA BUSY RES# EXTERNAL TEMP SENSOR D/C# CS# BS1 BUSY SCL SDA VDDIO CONNECTION RES# D/C# VCI VSS MCU CS# SCL SDA VDD VPP VSH1 21 22 23 24 VCI VSS VDD VPP VSH1 VGH VSI CO VGL VCOM C1 C5 VSL C7 C8

Figure 13-1: Schematic of SSD1675B application circuit

Table 13-1: Component list for SSD1675B application circuit

Part Name	Value	Requirements/Reference part
C0-C1	1uF	0603; X5R/X7R; Voltage Rating: 6V or 25V
C2-C7	1uF	0805; X5R/X7R; Voltage Rating: 25V
C8	1uF	0805; X7R; Voltage Rating: 25V 0603: 1) Samsung - CL10B105KA8NNNC 2) Taiyo – TMK107BJ105KA-T 3) TDK - C1608X7R1E105K7L Note: Effective capacitance > 0.35uF @ 18V DC bias
R1	2.2 Ohm	0805; 1%
D1-D3	Diode	MBR0530 1) Reverse DC voltage = 30V (Max) 2) Io = 500mA 3) Forward voltage = 430mV (Max)
Q1	NMOS	Si1304BDL/NX3008NBK 1) Drain-Source breakdown voltage = 30V(min) 2) Vgs(th) = 0.9V (Typ), 1.3V (Max) 3) Rds on \leq 2.1 Ω @ Vgs = 2.5V
L1	47uH	CDRH2D18/ LDNP-470NC lo = 500 (Max)
U1	0.5mm ZIF socket	24pins, 0.5mm pitch

Remarks:

- 1) The recommended component value and reference part in Table 13-1 is subject to change depending on panel loading.
- 2) Customer is required to review if the selected component value and part is suitable for their application.

SSD1675B | Rev 1.4 | P 44/47 | May 2019 | **Solomon Systech**

14 Package Information

14.1.1 Die Tray Dimensions for SSD1675BZ





Figure 14-1 : SSD1675BZ die tray information (unit: mm)





Symbol	Spec(mm)
W1	101.60±0.10
W2	91.55±0.10
W3	91.85±0.10
Н	4.55±0.10
Dx	11.25±0.10
TPx	79.10±0.10
Dy	7.60±0.10
TPy	86.40±0.10
Px	11.30±0.05
Ру	2.70±0.05
X	9.661±0.05
Υ	1.125±0.05
Z	0.40±0.05
N	264(pocket number)

SSD1675B | Rev 1.4 | P 45/47 | May 2019 | **Solomon Systech**




Figure 14-2 : SSD1675BZ8 die tray information (unit: mm)

 SSD1675B
 Rev 1.4
 P 46/47
 May 2019
 Solomon Systech

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

The product(s) listed in this datasheet comply with Directive 2011/65/EU of the European Parliament and of the council of 8 June 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard GB/T 26572-2011 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子电器产品中限用物質的限用要求)". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com

SSD1675B | Rev 1.4 | P 47/47 | May 2019 | **Solomon Systech**