


The basic components of a computer include

- Central Processing Unit (CPU),
- Primary Storage or Random Access Memory (RAM),
- Secondary Storage,
- Input/Output devices






Inside CPU




The CPU chip includes the Arithmetic Logic Unit (ALU) which is the part of the chip that actually performs the arithmetic and logical calculations.

A CPU register, or just register, is a temporary storage


16-bit registers (8088/8086)





32-bit registers (80386, Pentium, Pentium II, Pentium III, P4)



64-bit registers (P4, Core I) Partially displayed







al = 00h ah = 74h ax = 0074h

eax = A43B7400h

General Purpose Registers (GPRs)

64-bit register	Lowest 32-bits	Lowest 16-bits	Lowest 8-bits
rax	eax	ax	al
rbx	ebx	bx	bl
rcx	ecx	СX	cl
rdx	edx	dx	dl
rsi	esi	si	sil
rdi	edi	di	dil
rbp	ebp	bp	bpl
rsp	esp	sp	spl
r8	r8d	r8w	r8b
r9	r9d	r9w	r9b
r10	r10d	r10w	r10b
r11	r11d	r11w	r11b
r12	r12d	r12w	r12b
r13	r13d	r13w	r13b
r14	r14d	r14w	r14b
r15	r15d	r15w	r15b

Special Function Registers

Stack Pointer Register (rsp) is used to point to the current top of the stack. The rsp register should not be used for data or other uses.

Base Register Pointer (rbp) is used as a base pointer during function calls

Instruction Pointer (rip) is used by the CPU to point to the next instruction to be executed. Specifically, since the rip points to the next instruction, that means the instruction being pointed to by rip, and shown in the debugger, has not yet been executed.

The flag register (rFlags) is used for status and CPU control information. The rFlag register is updated by the CPU after each instruction and not directly accessible by programs.

This register stores status information about the instruction that was just executed.

Flags

Name	Symbol	Bit	Use
Carry	CF	0	Used to indicate if the previous operation resulted in a carry.
Parity	PF	2	Used to indicate if the last byte has an even number of 1's (i.e., even parity).
Adjust	AF	4	Used to support Binary Coded Decimal operations.
Zero	ZF	6	Used to indicate if the previous operation resulted in a zero result.
Sign	SF	7	Used to indicate if the result of the previous operation resulted in a 1 in the most significant bit (indicating negative in the context of signed data).
Direction	DF	10	Used to specify the direction (increment or decrement) for some string operations.
Overflow	OF	11	Used to indicate if the previous operation resulted in an overflow.

Memory

Primary storage (RAM: Random Access Memory)

Co	n	to	n	+
CU		ľ		L

7E
F2
23
14
•
•
•
C6
AF

Address

0000000

0000001

0000002

0000003

•

-

•

-


FFFFFFE

FFFFFFF

Memory

Dumping memory

sudo cat /dev/mem | hexdump -C



Data Storage Size

The x86-64 architecture supports a specific set of data storage size elements

Storage	Size (bits)	Size (bytes)	
Byte	8-bits	1 byte	
Word	16-bits	2 bytes	
Double-word	32-bits	4 bytes	
Quadword	64-bits	8 bytes	
Double quadword	128-bits	16 bytes	

Data Storage Size

C/C++ Declaration	Storage	Size (bits)	Size (bytes)
char	Byte	8-bits	1 byte
short	Word	16-bits	2 bytes
int	Double-word	32-bits	4 bytes
unsigned int	Double-word	32-bits	4 bytes
long ⁵	Quadword	64-bits	8 bytes
long long	Quadword	64-bits	8 bytes
char *	Quadword	64-bits	8 bytes
int *	Quadword	64-bits	8 bytes
float	Double-word	32-bits	4 bytes
double	Quadword	64-bits	8 bytes

Memory Alignment (Endianness)

How multiple-byte data are stored in memory

Big endian: MSB is stored at low-address of memory **Little endian**: LSB is stored at low-address of memory

Example: how the double word **7EF22314** is stored in memory

Content	Address			Content	Address
14	00000000			7E	00000000
23	0000001			F2	0000001
F2	00000002	low-address N	Memory	23	00000002
7E	0000003			14	0000003
	•			•	•
•	•			•	•
•	•			•	•
•	•			•	•
				•	_
•	•			-	•
C6	FFFFFFE			C6	FFFFFFE
AF	FFFFFFF			AF	FFFFFFF

Little Endian

Big Endian

Memory Alignment

Checking memory alignment

Iscpu

```
watis@ThinkPad-E570 ~/asm
File Edit View Search Terminal Help
watis@ThinkPad-E570 ~/asm $ lscpu
Architecture:
                       x86 64
CPU op-mode(s):
                       32-bit, 64-bit
Byte Order:
                       Little Endian
CPU(s):
On-line CPU(s) list:
                       0 - 3
Thread(s) per core:
Core(s) per socket:
Socket(s):
NUMA node(s):
Vendor ID:
                       GenuineIntel
CPU family:
Model:
                       142
                       Intel(R) Core(TM) i7-7500U CPU @ 2.70GHz
Model name:
Stepping:
CPU MHz:
                       669.952
CPU max MHz:
                       3500.0000
CPU min MHz:
                       400.0000
BogoMIPS:
                       5808.00
Virtualization:
                       VT-x
L1d cache:
                       32K
Lli cache:
                       32K
L2 cache:
                       256K
L3 cache:
                       4096K
NUMA node0 CPU(s):
                       0 - 3
                       fpu vme de pse tsc msr pae mce cx8 apic sep mtr
Flags:
r pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm p
be syscall nx pdpelgb rdtscp lm constant tsc art arch perfmon pebs bts
 rep good nopl xtopology nonstop tsc aperfmperf tsc known freg pni pcl
mulqdq dtes64 monitor ds cpl vmx est tm2 ssse3 sdbq fma cx16 xtpr pdcm
 pcid sse4 1 sse4 2 x2apic movbe popcnt tsc deadline timer aes xsave a
vx f16c rdrand lahf lm abm 3dnowprefetch epb intel pt tpr shadow vnmi
```

Memory Layout

There are 2 major types of computer architecture:

- Von Neumann Architecture : Code & data **share** the same memory space
- Harvard Architecture : Code & data use <u>separate</u> memory spaces

X86-64

Reserved memory: system memory (BIOS) and OS → NOT available to users

Text: User programs

Data: Initialized variables i.e., int x = 0;

BSS: Uninitialized variables i.e., int y;

Heap: Dynamic variable allocation i.e., malloc();

Stack: Stack

high memory	stack	
	•	
	heap	
	BSS – uninitialized data	
	data	
	text (code)	
low memory	reserved	00000000h