

7443

BCD/7-Segment Decoders/Drivers

BI Blanking Imput

REO Ripple Blanking Output

RBI Ripple Blanking Input

LT Lamp Test

16 15 14 13 12 11 10 9

1 2 2 3 4 5 6 7 8

B C LT BI/REO RBI D A =

### - Truth Table

•	•													
FEXADECTMAL OR		IN	PUT	3			BI/RBO			OŪ	TPU	TS		
FUNCTION	LT :	RBI	D	C	В	-: A	- 51/150	a	ъ	. с	d	е	f	g
OHNM-HWO789ABCBUF	нынынынынынын	HXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		нинингогонини	пнигингиничинн		ннинининининини	нінніннінгінні	ниннигиннигинги	нигининнигинггг	нгнигингингинг	нгнггтнгнгнгттнг	нгггннпгннггннг	
BI	x	X	I	I	I	I	L	L	L	L	L	L	L	L
REI	Н	L	L	L	L	L	L	L	L	L	L	L	L	L
LT	L	x	I	X	X	I	H	Н	H	Ħ	H	Ħ	H	Ħ



# **OCTAL TRANSPARENT LATCH** WITH 3-STATE OUTPUTS; **OCTAL D-TYPE FLIP-FLOP** WITH 3-STATE OUTPUT

The SN54/74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

The SN54/74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

- Eight Latches in a Single Package
- · 3-State Outputs for Bus Interfacing
- · Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Hysteresis on Clock Input to Improve Noise Margin
- Input Clamp Diodes Limit High Speed Termination Effects

#### **PIN NAMES** LOADING (Note a) HIGH


$D_0 - D_7$	Data Inputs	0.5 U.L.	0.25 U.L.
LE	Latch Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
<u>CP</u>	Clock (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
OE	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$O_0 - O_7$	Outputs (Note b)	65 (25) U.L.	15 (7.5) U.L.

- a) 1 TTL Units Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b) The Output LOW drive factor is 7.5 U.L. for Military (54) and 25 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

# SN54/74LS373 SN54/74LS374

**OCTAL TRANSPARENT LATCH** WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY



SN54/74LS374

06  $D_6$ 

05

15

#### **CONNECTION DIAGRAM DIP (TOP VIEW)**

LOW

# SN54/74LS373 06 D<sub>4</sub> O<sub>4</sub> 20 | 19 | 18 16 15

NOTE: The Flatpak version  $D_1$ has the same pinouts (Connection Diagram) as the Dual In-Line Package.

## SN54/74LS373 • SN54/74LS374

#### **TRUTH TABLE**

LS373

D <sub>n</sub>	LE	OE	o <sub>n</sub>
Н	Н	L	Н
L	Н	L	L
Х	L	L	Q <sub>0</sub>
Х	Х	Н	Z*

LS374

D <sub>n</sub>	LE	OE	On
Н	۲	L	Н
L	4	L	L
Х	Х	Н	Z*

V<sub>CC</sub> = PIN 20 GND = PIN 10

= PIN NUMBERS


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial


Z = High Impedance

#### **LOGIC DIAGRAMS**

#### SN54LS/74LS373



#### SN54LS/74LS374



#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

<sup>\*</sup> Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE).

### SN54/74LS373 • SN54/74LS374

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Tes	t Conditions	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	54			0.7	V	Guaranteed Input	LOW Voltage for	
VIL.	Input LOW Voltage	74			0.8	v	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Vou	Output HIGH Voltage	54	2.4	3.4		V	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table		
VOH	Output HIGH Voltage	74	2.4	3.1		V			
Voi	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	V <sub>CC</sub> = MAX, V <sub>Ol</sub>	J⊤ = 2.7 V	
lozL	Output Off Current LOW				-20	μΑ	V <sub>CC</sub> = MAX, V <sub>Ol</sub>	J⊤ = 0.4 V	
I	Larger LHOLL Owner of				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
lіН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Short Circuit Current (Note 1)		-30		-130	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current				40	mA	V <sub>CC</sub> = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

#### AC CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

			Limits						
			LS373			LS374		1	
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Clock Frequency				35	50		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		12 12	18 18				ns	C: 45 n C
<sup>t</sup> PLH <sup>t</sup> PHL	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 25	28 36		20 21	28 28	ns	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		12 15	20 25		12 15	20 25	ns	C <sub>L</sub> = 5.0 pF

#### AC SETUP REQUIREMENTS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limits				
		LS373		LS374		
Symbol	Parameter	Min	Max	Min	Max	Unit
tW	Clock Pulse Width	15		15		ns
t <sub>S</sub>	Setup Time	5.0		20		ns
th	Hold Time	20		0		ns

#### **DEFINITION OF TERMS**

SETUP TIME ( $t_s$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to LE transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME ( $t_h$ ) — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.

# SN54/74LS373

#### **AC WAVEFORMS**





Figure 1



tpLZ tpHZ vOH vOH vOL 0.5 V

Figure 3

#### **AC LOAD CIRCUIT**




Figure 4

#### **SWITCH POSITIONS**

SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
<sup>t</sup> PZL	Closed	Open
<sup>t</sup> PLZ	Closed	Closed
tpH7	Closed	Closed

# SN54/74LS374

#### **AC WAVEFORMS**





Figure 5






Figure 7

### **AC LOAD CIRCUIT**




Figure 8

#### **SWITCH POSITIONS**

SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
<sup>t</sup> PZL	Closed	Open
t <sub>PLZ</sub>	Closed	Closed
tPHZ Closed		Closed