Appendix C

Sloution to Review Questions & Programs

by

Motorola Inc.

Semiconductor Products Sector

MC68000 - ADDRESS AND DATA REGISTER DIFFERENCES

	i					
		DATA REGISTER	ADDRESS REGISTER			
	CCR	updated	not affected			
	byte operands	only bits 0-7 used and affected bits 8-31 unused and unaffected	not allowed			
	word operands	only bits 0-15 used and affected bits 16-31 unused and unaffected	If An is the source: bits 0-15 used If An is destination: word is sign extended to longword and all 32 bits of An is used and affected			
	longword operands	all 32 bits used and affected	all 32 bits used and affected			

MT8ANS- 510-2

1. Within the 68000 there are 7 or 8 or 9 or 10 address register(s), _8 data register(s), _2 or 8 or 9 stack pointer(s) _1 program counter(s), and _1 status register(s).

- 2. The user stack pointer is called <u>USP</u> or supervisor stack pointer is called <u>SSP</u> or
- The supervisor mode is indicated internally by the Shit in status register and externally by FC2
- 4. The most significant byte of a word is accessed on an <u>even</u> byte
- What is the minimum time for: a) a read BUS cycle? 4 clock cycles b) a write BUS cycle? 4 clock cycles c) What is the maximum time? infinity

What is the state of FC0 and FC1 for any write BUS cycle? FC0-1, FC1-0

- 7. When using the post-increment addressing mode, the address word , or longword or _
- 8. In executing a branch instruction, the 68000 calculates the address by adding the displacement to <u>opword location plus two</u>
- 9. The destination for a DIVU, DIVS, MULU, or MULS must always data register

10. Prior to the execution of the instruction EXT.W DO

the register D0 contains \$FFFFFF5C. The contents after execution of the instruction will be $_$FFFF005C$.

MIRANS 705-4

Motorola

Appendix C

DAY 2 PINS REVIEW

- The HALT pin can be either an input or an output. It is an output when a double bus fault occurs.
- If the processor is halted, what is the state of:

ci

Three — Stated Address Bus Three -- Stated Control signals Driven Data Bus __

- can be used to indicate to the 68000 that a DTACK The BERR is overdue. ά.
- If there are no interrupt requests pending, the interrupt pins will be all Hi, all negated, or all not asserted च
- In order to use auto-vectors, the VPA pin must go low during the interrupt acknowledge cycle. v,
- If a level of 6 is in the status mask of the 68000, what interrupt levels will be allowed to be serviced? 9
- Why or Why not? No, logic level on IPLX pins must change for new level 7. processing for that interrupt, the level continues to be asserted while a seven is moved into the interrupt mask. Will the 68000 respond again to a level 7? Assume the 68000 responded to a level of 7 interrupt. During exception 1

Appendix C

2

MT8ANS.-710-3

ADDRESSING MODE REVIEW INSTRUCTION SET AND DAY 2

- 1. When using the address register indirect with displacement addressing mode, the size of the displacement is 16 bits.
- Indexing can be done with (circle the correct answer(s)):
 - a. A data register only.b. An address register only.
- (c) Either a data or address register d. A memory location
 - 3. The size of an index register can be a (circle the correct answer(s)):
- - a. Byte
 Word
 C Long word
- 4. When using the address register indirect, with index addressing mode, the size of the displacement is <u>a byte (8 bits)</u>
- The difference between an ADDO and an ADDI is that: 1. For ADDO the data is part of the opword. 2. For ADDO, the data range is 1 to 8. 3. ADDO will operate on address registers.
- 6. Logic and shift instructions can be used only on data registers and memory.
- The compare instructions affect all the condition code bus except
- The instruction which can be used to initialize the user stack pointer from the supervisor mode is MOVELUSP.
- the contents of D3 will be rotated by the number In the instruction ROR D1, D3 of times in D1, MOD 64 In the instruction
- 10. The RTR and RTE instructions are the same except that 1. RTE is privileged, 2. The system byte of the status register is not affected by RTR.
- or 2. A hardware reset occurs, or 3. The trace bit is enabled prior to stop ins 11. A STOP instruction is terminated if 1. An allowed interrupt excurs.

Motorola

DAY 2 EXCEPTION PROCESSING REVIEW

- If the STOP or RESET instructions are executed in user mode, a PRIVILIGE VIOLATION exception occurs.
- exception occurs. If a bus error occurs during an interrupt acknowledge, a SPURIOUS INTERRUPT exce
- exception occurs ILLEGAL ADDRESS ERROR An
 - when an instruction attempts to access a word on an odd boundary.
 - A double bus fault occurs when:
- BERR DURING BERR EXCEPTION
- ANY COMBINATION OF BERR AND ILLEGAL ADDRESS а. О
 - BERR OR ILLEGAL ADDRESS DURING RESET <u>ن</u>
- ILLEGAL ADDRESS DURING ILLEGAL ADDRESS EXCEPTION A part of all exception processing except RESET is to store the PROGRAM COUNTER_ and __STATUS REGISTER_ to the stack.
- INSTRUCTION OPCODE ADDRESS \$2000 Ġ.
- in memory, what kind of exception occurs? ILLEGAL INSTRUCTION MOVE, W D1,#\$4000 If the above instruction is assembled and executed at address \$2000 \$39C14000
- During the exception processing sequence for the above example, what is the value of the PC saved on the supervisor stack? \$2000
- The bit used to indicate that an exception is to occur after the execution of each instruction is THE T BIT IN THE STATUS REGISTER

The number \$21 is read in from an interrupting device during exception processing. The vector for this is TRAP I AT ADDRESS \$84 Appendi C

THE NEXT OPWORD Increasing Addresses 02 0 07 8 8

exception processing shortly NUMBER ADDRESS FOR after an RTE instruction This system will go into because OF AN ODD

READ BUS CYCLE

MT8ANS -720-4

PROGRAM EXAMPLE PROBLEMS

1. WRITE THE INSTRUCTIONS NECESSARY TO REPLACE

LINK A3,# - \$10

(A7), A3 (A3) PEA LEA LEA MOVE.L A3, - (A7) ADDA.L #-\$10,A7 MOVEA.L A7, A3

\$10(A7), A7

2. WRITE THE INSTRUCTIONS NECESSARY TO REPLACE

UNLK A3

MOVEA.L (A7)+, A3 MOVEA.L A3, A7

(A3), A7 (A7)+, A3 LEA MOVEA.L

3. DESCRIBE THE RESULTS OF EXECUTING THE FOLLOWING PROGRAM:

LEA \$3000, A0

AO BEFORI MOVE.W #2, D0 LEA \$4000, A7

A0 AFTER

c

MOVE.B (A0)+, (A7)+ **DBF D0, AGAIN**

AGAIN

Ç A7 BEFORE

× A7 AFFER

THE FOLLOWING PROGRAM WILL MOVE 0 or 2 BYTES OF DATA:

MOVE.W #30, D0

AGAIN

MOVE.W 0(A0,D0), 0(A1,D0) DBRA DO, AGAIN

LEA +2(A0,D0),A0 MOVE.W #30,D0 FIX

LEA +2(A1,D0),A1

MOVE.W -(A0), -(A1) AGAIN

DBF DO, AGAIN

ILLEGAL ADDRESS DURING SECOND LOOP OR FIRST LOOP IF A0 OR A1 IS ODD

MIN 725.5

MT8-730.3

PROGRAM PROBLEM

Motorola

WRITE A PROCIRAM TO ADD TOGETHER 10 WORDS OF DATA. THIS DATA IS STORED IN SEQUENTIAL MEMORY IN ASCENDING ADDRESS LOCATIONS. THE LONG WORD RESULT SHOULD BE PLACED IN D0. A0 POINTS TO THE FIRST WORD IN THE STRING.

 $\frac{1}{2}$ WORD0 + WORD1 + • • + WORD9

90

(UNSIGNED NUMBERS) SOLUTION 1 **ORG** \$2000 CLR.L D0

MOVE W (A0)+,D1 CLR.L D1 MOVE.B #\$09,D2 L00P

SUB.B #\$01,D2 ADD.L D1,D0 BHS LOOP

END

SOLUTION 2 CLR.L D0

(ASSUME SIGNED NUMBERS)

MOVE.B #\$0A,D2 MOVE.W (A0)+,D1 L00P1

ADD.L D1,D0 EXT.L D1

SUB.B #\$01,D2 BNE LOOP1 END

MOVE.L A0,A1 SOLUTION 3

(UNSIGNED NUMBERS)

MOVE.W (A0)+,D1 ADD.L D1,D0 CMP.L A1,A0

BLO LOOP2

ADD.L #\$14,A1 CLR.L D0 CLR.L D1

. Appendix C

PROGRAM PROBLEM 2

WRITE A SUBROUTINE TO CLEAR (WRITE ZEROS) MEMORY FROM A0 (PASSED IN) THRU AI (PASSED IN) AND AI IS GREATER THAN OR

EQUAL TO A0.

SOLUTION 1 ORG \$2000

(NOTHING ASSUMED)

MOVE.B D0.(A0)+ CLR.B Do START

CMP.L A0,A1

BHS START

RTS END

SOLUTION 2 CLR.W D0

(ASSUME A0 & A1 CONTAIN

EVEN ADDRESSES)

MOVE.W DO,(A0)+ LOOP

CMP.L. A0,A1 BHS LOOP

RTS END

SOLUTION 3 CLR.L (A0)+ BEGIN

CMP.L A1,A0 BLS BEGIN RTS END

(ASSUME A0 & A1 CONTAIN EVEN ADDRESSES AND A1 – A0 IS DIVISIBLE BY 4 WITH NO REMAINDER)

MT8-735-2

LAB DAY 2

Motorola

- 1. Fill in all missing information.
- 2. Figure out what each instruction does to the appropriate register(s).
- 3. If the program loops, how many times does it $loop_2$?

9

- 4. What is the BLT instruction testing? (Hint: Which instruction affected the
- condition codes last?) Instruction on line 2026 affected condition code last.
- BLT is testing to see if the value in D0 is still negative, and if so branch
 - back to LOOP ($[N \oplus V=1]$).
- What is the first address that the instruction @ 2016 writes to? S
- \$1100
- \$1200 6. What is the first address that the instruction @ 2020 writes to?
- 7. Verify your answers to 3, 4, 5, and 6 by running the program in the ECB
- Appendix C

module

MT8ANS-664-1

PROGRAM PROBLEM

IN THIS SPECIFIC CASE; $0 \le Y \le 32000$, $0 \le X \le 32000$, $X \le 32000$, $X \le 32000$, $X \le X \le 32000$, $X \ge 32000$, $X \le 32000$, $X \ge 32000$, $X \le 32000$, $X \ge 32000$,

SOLUTION 1

ABSOLUTE VALUE IN D2 TO SAVE D1 (X-Y) D1,D2 D0,D2 D2,D2 MOVE.W SUB.W MULU ENTER

RTS

IN A MORE GENERAL CASE, THE RESTRICTION
Y ≤ X NEED NOT APPLY AND ANY POSSIBLE
COMBINATION OF VALUES MAY BE USED
THEN, NOT ONLY OVERFLOW, BUT ALSO A
NEGATIVE RESULT FROM (X-Y) MIGHT
OCCUR. THIS CAN BE RESOLVED BY ADDING
A SIGNED MULTIPLY TO THE SOLUTION ABOVE
AND TESTING THE RESULT OF THE (X-Y)
ARITHMETIC.

SOLUTION 2 D1,D2 MOVE.W ENTER

TO SAVE D1

OVERFLOW? (X-X) UNSIGNED D0,D2 SUB.W BVS

NEGATIVE? SIGNED BM

D2,D2

UNSIGNED MULU

SQUARED+OR ABSOLUTE (V=1)

RTS

MULS SIGNED

D2,D2

SQUARED


RTS

MT8-740-2

ANSWER TO LAB FOR DAY 2

002000	307C1000		MOVEA.W	#\$1000,A0
002004	343C00F0		MOVE.W	#\$00F0,D2
002008	363C0210		MOVE.W	#\$0210,D3
00200C	303CFFFA		MOVE.W	#\$FFFA,D0
002010	<u>3210</u>	LOOP	MOVE.W	(A0),D1
002012	E219		ROR. <u>B</u>	<u>#1,D1</u>
002014	65 <u>0A</u>		BCS	ODD
002016	002016 31A8 <u>00002010</u>		MOVE.W	00(A0),\$10(A0,D2. W)
00201C	5543		SUBQ.W	#\$2,D3
00201E	6006		BRA	TEST
002020	319030F0	ODD	MOVE.W	(A0),-\$10(A0,D3.W)
002024	<u>5542</u>		SUBQ.W	#\$2,D2
002026	5240	TEST	ADDQ.W	#\$1,D0
002028	5448		ADDQ.W	#\$2,A0
00202A	6D <u>E4</u>		BLT	LOOP
00202C	6000FFFE	END1	BRA	END1

MT8ANS-684



Motorola

SOLUTION TO LAB DAY 4

*********** ** SOLUTION 1 (SIGNED NUMBERS) **

ORG \$2000

MOVE.W #\$4000,A0 MOVE.W #\$4100,A1 MOVE.W #\$4200,A2

STRING1 POINTER STRING2 POINTER STRING3 POINTER COUNT - 1

MOVEQ.L #7,D0 LOOP MOVE.W (A0),D1

EXT.L D1 DIVS #5,D1 SWAP DI TST.W D1 BEQ.S EVENLY

EXTEND TO LGWRD FORM REMAINDER PUT REMAINDER IN LOW WORD EVENLY DIVISIBLE"

 $\overrightarrow{MOVE}.W (A0)+.(A2)+ \overrightarrow{NO}!$

BRA.S TEST MOVE.W (A0)+,(A1)+**EVENLY**

DBRA D0.LOOP BRA.S *

YES, IT IS! LOOPED 8 TIMES?

END

TEST

YES, DONE!

MT8-750-2

SOLUTION TO LAB DAY 4

SOLUTION 2 (UNSIGNED NUMBERS) ************

ORG \$2000

LEA \$4000,A0 LEA \$4100,A1 LEA \$4200,A2

STRING1 POINTER STRING2 POINTER STRING3 POINTER

CLR.L D1

MOVE.W #7,D0

COUNT - 1

LOOP MOVE.W (A0),D1

DIVU #5,D1 LSR.L #8.D1 LSR.L #8.D1 LSR.L #8.D1 IN LOW WORD BEQ.S EVENLY EVENLY DIVISIBLE?

FORM REMAINDER PUT REMAINDER

MOVE.W (A0)+,(A2)+ NO!

BRA.S TEST

EVENLY TEST

MOVE.W (A0)+,(A1)+ YES, IT IS! DBRA DO.LOOP LOOPED 8 TIMES?

BRA.S *

YES. DONE!

END

MT8-751-2 **Appendix C** - 7

Motorola_

SOLUTION TO LAB DAY 4

* * SOLUTION 3 (UNSIGNED NUMBERS)

* *

ORG \$2000

LEA \$4000,A0 LEA \$4100,A1 LEA \$4200,A2

STRING2 POINTER

STRING3 POINTER

UPPER WORD=0

COUNT - 1

STRING1 POINTER

MOVE.W #7,D0

CLR.L D1

LOOP

MOVE.W (A0),D1

ANDI.L #\$FFFF0000,D1 BEQ.S EVENLY DIVU #5,DI

CHECK REMAINDER EVENLY DIVISIBLE?

FORM REMAINDER

MOVE.W (A0)+,(A2)+ BRA.S TEST

iON

MOVE.W (A0)+,(A1)+ EVENLY TEST

BRA.S *

YES, IT IS! LOOPED 8 TIMES? YES, DONE!

Appendix C - 8