
Tutorial 1: Block RAM Simulation

Chanon Khongprasongsiri, Pinit Kumhom

Department of Electronic and Telecommnication Engineering King Mongkut's University of Technology Thonburi Bangkok, 10140 {chanon.khong, pinit}@mail.kmutt.ac.th

1 A Brief Review of Memory



The figure 4 shows the memory address which is a value that delineate the location of a specific data element and contents of memory. First of all, we need to write some data to the memory array. In the figure, we write 1 to address 0, 101 to address 1 and so on. The most often operation after this should be read the memory. For example, the address of the third data element is 2, and the value of the memory[2] is 10.

2 What is Block RAM

In Xilinx FPGA, a Block RAM is a two port memory which containing several kilobits of RAM. It can be implement in form of Random Access Memory (RAM), Read Only Memory (ROM), and First In First Out (FIFO) buffer while support Error Correcting Coding (ECC).

Each Block RAM can store up to 36Kb of information, and may be configured either as one 36Kb RAM, or two independent 18Kb RAMs. The default word size is 18 bits, and in this configuration each RAM comprises 2048 memory elements. The RAM can also be 'reshaped' such that it contains more, smaller elements (for example 4096 elements \times 9 bits, or 8192 \times 4 bits), or alternatively, fewer, longer elements (e.g. 1024 elements \times 36 bits, 512 \times 72 bits). Larger capacity memories can be formed by combining two or more Block RAMs together.

3 A First Design of Block RAM

The objective here is simulation the characteristic of Block RAM using Vivado. For the Block RAM, we write some data and then read the data from Block RAM. The benefit of using Block RAM instead of array variable type is it provide a number of access different configurations (single, dual port), which have different memory configurations.


- 1. First of all, we need to open the Vivado program
 - For Window users, just double click on the Vivado icon.
 - For Ubuntu users, open the terminal and type vivado and press enter.




2. Press create new project, it will show the new project guide wizard. Then press next.



- You need to specify the name and the project location in this section.
- For the project type, if you do not know what to do, chose RTL project and press next.




• For the Add sources, if you have the previous module click add files. You need to change the target language to VHDL if you compatible with VHDL. Finsh this then press next.




• For the add existing IP and add constrained file, unless you have the file press add files, press next.




• For choosing the part, just pick up you part or boards that compatible with your boards. For example, press Boards and choose Basys3.



• After finish choosing part, this is the summary of the project. Press Finish. The Vivado tool will show up.



3. To create the design, press create block design under IP integrator in the Flow navigator and named it.



• First we create the Block RAM using Block Memory Generator by press add ip which is in the middle of the block design. Then double click the ip for configuration. In our design we will use stand alone mode with simple dual port memory type with no ECC. For port A is for write to Block RAM with 4


bit width and depth is 16. The enable port type is always enabled for simple reason. The design summary of Block RAM is shown. Then press OK.




• For the block design, now we will get this.



- 4. For the clock in Block RAM port A and B is difference value of clock due to did not check the common clock. Therefore we will generate the clock using Xilinx Clocking Wizard. For port A we will use faster clock (50 Mhz) due to writing the data and port B is slower (25 Mhz).
 - Press add ip which is the left side of the block design and choose clock wizard. Double click the clock wizard to configure it. First we look at the clocking option, the primary clock is set to 100Mhz and the rest should not be change. For the output clock, we will have 2 output clock: clk_out1 and clk_out2 which is 50Mhz and 25Mhz respectively. After this, unchecked the reset and locked.



- Connect the faster clock to port clka and the slower to clkb.
- Connect the system clock to clk_in1 by right click that port and press make external.
- The design now will be like this.



5. The next step is to create the module that write the data to the Block RAM. For the easy reason, we will write this table to the Block RAM.

address	0	1	2	3	4	5	6	7	8	9	a	b	c	d	е	f
data	0	1	2	3	4	5	6	7	8	9	a	b	С	d	е	f

Therefore, we will write the VHDL counter module to write the data to the Block RAM by add design source in the flow navigator and create VHDL module. The another things that has to mentioned is the write enable port must be active when we write. Because of that we will have the input enable port that enable the wen port.






The VHDL counter is write below

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity write_control is
Port (
     Clk : in std_logic;
     en : in std_logic;
     reset :in std_logic;
     data : out std_logic_vector(3 downto 0);
     address: out std_logic_vector(3 downto 0);
     wen : out std_logic
      );
end write_control;
architecture Behavioral of write_control is
   signal data signal: std logic vector(3 downto 0) := "0000";
   signal address_signal : std_logic_vector(3 downto 0) := "0000";
begin
    address <= address_signal;
    data <= data_signal;
```


```
process (clk, reset)
begin
 if (reset = '1') then
  data_signal <= "0000";
  address\_signal \leftarrow "0000";
  wen \ll '0';
 \begin{array}{ll} {\tt elsif\ rising\_edge(clk)\ then} \\ {\tt if\ (en="1")\ then} \end{array}
     data_signal <= std_logic_vector(unsigned(data_signal)+1);</pre>
     address_signal <= std_logic_vector(unsigned(address_signal)+1);
     wen <= '1';
    else
     data signal <= data signal;
     address_signal <= address_signal;
wen <= '0';</pre>
    end if;
 end if;
end process;
```

end Behavioral;


After finish write the code, we right click the file which is in sources under hierarchy section and press add module to block design.




• For the write control module, we will use the 50 Mhz clock for meet our design requirement and the address and data connect to Block RAM port A. The en and reset pin is from outside our design. The design will be like this now.



6. Last but not least, we need create the pin for Block RAM port B address and data for simulation by right click make external. The final design will be like this.




7. Now we finish the design, we need to create top module by right click the block_ram.bd and press create HDL wrapper.



Now our design is finish, the next is to simulation.

4 Block RAM Simulation

We will write the VHDL test bench module to read the data to the Block RAM by add simulation source in the flow navigator and create VHDL module.




The VHDL test bench is shown below.

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

```
entity to Blockram is
end tb Blockram;
architecture Behavioral of tb_Blockram is
  component Blockram wrapper
    clk 100 : in STD LOGIC;
    en : in STD LOGIC;
    read_address : in STD_LOGIC_VECTOR ( 3 downto 0 );
    read_data : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset counter: in STD LOGIC
  end component;
  signal clk_100 : STD_LOGIC;
  signal en : STD_LOGIC;
  signal\ read\_address\ :\ STD\_LOGIC\_VECTOR\ (\ 3\ downto\ 0\ );
  signal read_data : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_counter : STD_LOGIC;
  constant clk_100_period : time := 10 ns;
begin
     — Clock process definitions
     clk_100_process : process
     begin
        clk_100 <= '0';
        wait for clk_100_period/2;
        clk_100 <= '1';
        wait for clk_100_period/2;
     end process;
  uut : Blockram_wrapper PORT MAP (
    clk\_100 \implies clk\_100,
    en => en,
    read_address => read_address,
    read_data => read_data,
    reset_counter => reset_counter
-- Stimulus process
    stim_proc: process
    begin
        - hold reset state for 100 ns.
       wait for 1000 ns;
       reset_counter <= '0';</pre>
       en <= '1';
       read_address <= "0000";
       wait for 1 us;
       read\_address \le "0001";
       wait for 1 us;
       read_address <= "0010";</pre>
       wait for 1 us;
       read address <= "0011";
       wait for 1 us;
       -- insert stimulus here
       wait;
    end process;
```

end Behavioral;

You can clearly see that we will read only address 0 to 3. We will run simulation. The simulation result is show below which the result from read address 0 to 3 is 0 to 3 respectively.



References

- [1] David A. Patterson and John L. Hennessy. 2013. Computer Organization and Design, Fifth Edition: The Hardware/Software Interface (5th ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.
- [2] Louise H. Crockett, Ross A. Elliot, Martin A. Enderwitz, and Robert W. Stewart. 2014. The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 all Programmable Soc. Strathclyde Academic Media, , UK.