



type state-type is ( so, si);
signal state-veg, state-vext: state-type;
constant Tronst: unsigned (19 Armto o):=
to-unsigned (200000-1, 20); Degin -- register signal timer\_veg, timer\_next: process (clk25, reset) Unsigned (19 donntos); if reset = i' they state reg & SO; elsif vising (class) then
state rege state next;
timer-res & timer-next; end if.

signal en : std\_logicj timer\_next & Tronst when en = "1" else timer-reg - 13 en = 11 when timer\_reg = 0 state-veg Process (state-reg, strobe) begin case state-veg is when so => State vext-0 @ So; if strobe = i they state\_nact\_o (= SI; State\_next\_o = Si; if strobe = o' then state\_next\_o = so and end case and if; wen = 1 whou statereg=s1 and strobe=o and
of en=i'else