


S0 : U202

S1 : na



RTL Block diagram

```

arch
type state_type is (S0, S1);
signal state_reg, state_next : state_type;
constant TCONST : unsigned(19 downto 0) :=
    to_unsigned(200000-1, 20);
begin
    -- register
    process (clk_25, reset)
        signal timer_reg, timer_next :
            unsigned(19 downto 0);
        begin
            if reset = '1' then
                state_reg <= S0;
                timer_reg <= TCONST;
            elsif rising(clk_25) then
                state_reg <= state_next;
                timer_reg <= timer_next;
            end if;
        end process;
    end process;

```

signal en : std\_logic;

10r → 0 ≠ '0'  
↑  
bit

timer\_next ← TCONST when en = '1' else  
timer\_reg - 1;

en ← '1' when timer\_reg = 0 else  
'0';

process (state\_reg, strobe)  
begin

case state\_reg is

when S0 =>

state\_next\_0 ← S0;

if strobe = '1' then

state\_next\_0 ← S1;

end if;

when S1 =>


state\_next\_0 ← S1;

if strobe = '0' then

state\_next\_0 ← S0

end if;

end case;  
end process;



en ← '1' when state\_reg = S1  
and strobe = '0' and  
en = '1' else  
'0';