


reverse bias $V_{BE} = 0.7V$
 $I_E = I_B + I_C$
 $I_E = I_B + \beta I_B$
 $I_E = I_B (\beta + 1)$
 $I_C = \beta I_B$
 (if not in SAT)

cut-off: $I_B \approx 0 \rightarrow$ switch off $I_C \approx 0$
 saturation: $V_{CE} \leq V_{CE_{SAT}}$
 $V_{CE} \approx V_{CC} - I_C R_C$
 $I_C \leq I_{SAT}$
 $V_{CE} \approx V_{CC}$
 active: $\beta = h_{FE}$
 break down: $V_{CE} \rightarrow V_{CE_{max}}$
 Load Line: $V_{CE} = V_{CC} - I_C R_C$

input: $V_{CC} = I_B R_C + V_{CE} + I_E R_E$
 $I_C = \frac{V_{CC} - V_{CE}}{R_C + R_E}$
 $I_B = \frac{20V - 0.7V}{45k + 51k} = 401\mu A$
 $I_C = \beta I_B = 50(401\mu A) = 20.05mA$
 $V_{CE} = 20 - 20.05mA(2k + 1k) = 13.97V$
 $V_E = V_{CC} - I_C R_C = 20 - (20.05mA)(2k) = 15.98V$
 $V_E - V_{BE} = 15.98 - 0.7 = 15.28V$
 $I_E R_E = (20.05mA)(1k) = 20.05V$
 $V_{CE} = V_{CC} - I_C R_C - I_E R_E = 20 - 15.98 - 20.05 = -13.27V$



Voltage divider: $V_E = \frac{R_2}{R_1 + R_2} V_{CC}$
 $R_E \geq 10R_2$ to SAT $I_B \approx 0$
 Thevenin & Voltage divider

AC \rightarrow C: short, $V_{CC} \rightarrow GND$, Z: impedance (L, R, C) at AC
 $I_B \rightarrow$ base, $I_C \rightarrow$ collector, $I_E \rightarrow$ emitter
 $I_0 = I_S (e^{\frac{V_{BE}}{V_T}} - 1)$
 I_S = reverse SAT current
 $k = 11,600/n \rightarrow n < 1 \rightarrow Ge$
 V_0 = voltage drop

Collector Feedback: $Z_i = R_B || Z_b$, $Z_o = R_C$
 $A_v = \frac{V_o}{V_i} = \frac{-\beta R_C}{Z_i}$
 $Z_i = R_B || Z_b = R_B || (\beta R_E)$
 $Z_o = R_C$
 $A_v = \frac{V_o}{V_i} = \frac{-\beta R_C}{Z_i}$

Collector Feedback: $Z_i = R_B || Z_b$, $Z_o = R_C$
 $A_v = \frac{V_o}{V_i} = \frac{-\beta R_C}{Z_i}$
 $Z_i = R_B || Z_b = R_B || (\beta R_E)$
 $Z_o = R_C$
 $A_v = \frac{V_o}{V_i} = \frac{-\beta R_C}{Z_i}$

Common Base: $Z_i = R_E || Z_e$, $Z_o = R_C$
 $A_v = \frac{V_o}{V_i} = \frac{R_C}{R_E}$
 $Z_i = R_E || Z_e = R_E || (\frac{R_E}{\beta + 1})$
 $Z_o = R_C$
 $A_v = \frac{V_o}{V_i} = \frac{R_C}{R_E}$

Enhancement Mode: $V_{GS} = V_{GS_{th}} + V_{ov}$
 $I_D = K_n (V_{GS} - V_{th})^2$
 $K_n = \frac{\mu_n C_{ox} W}{2L}$
 $V_{DS_{sat}} = V_{GS} - V_{th}$
 $I_{D_{sat}} = K_n (V_{GS} - V_{th})^2$
 $V_{DS} > V_{DS_{sat}}$: saturation
 $V_{DS} < V_{DS_{sat}}$: triode

BJT vs JFET: $I_D = I_{D_{sat}} (1 - \frac{V_{DS}}{V_{DS_{sat}}})^2$
 $V_{DS_{sat}} = V_{GS} - V_{th}$
 $I_{D_{sat}} = K_n (V_{GS} - V_{th})^2$
 $V_{DS} > V_{DS_{sat}}$: saturation
 $V_{DS} < V_{DS_{sat}}$: triode

Logic Gate CMOS: NAND, NOR, Inverter
 NAND: $A \cdot B$
 NOR: $A + B$
 Inverter: $\neg A$
 CMOS: Complementary Metal Oxide Semiconductor

Op-Amp: operation + Amp
 Inverting: $V_o = -\frac{R_f}{R_i} V_i$
 Non-Inverting: $V_o = (1 + \frac{R_f}{R_i}) V_i$
 Summing: $V_o = -R_f (\frac{V_1}{R_1} + \frac{V_2}{R_2} + \dots)$
 Subtracting: $V_o = \frac{R_2}{R_1} (V_2 - V_1)$

Depletion mode n-MOS: $I_D = K_p (V_{GS} - V_{th})^2$
 $K_p = \frac{\mu_p C_{ox} W}{2L}$
 $V_{DS_{sat}} = V_{GS} - V_{th}$
 $I_{D_{sat}} = K_p (V_{GS} - V_{th})^2$
 $V_{DS} > V_{DS_{sat}}$: saturation
 $V_{DS} < V_{DS_{sat}}$: triode

Differentiator: $V_o = -RC \frac{dV_i}{dt}$
 Integrating: $V_o = -\frac{1}{RC} \int V_i dt$
 Noise Margins: $V_{OH} - V_{IH} = NM_H$, $V_{IL} - V_{OL} = NM_L$