Structural VHDL used in top level VHDL design

```
🕥 Quartus Prime Standard Edition - N:/ECE-124/Lab2/LogicalStep_Lab2 - LogicalStep_Lab2_top
                                                                                                                                                                  П
                                                                                                                                                                           ×
File Edit View Project Assignments Processing Tools Window Help
                                                                                                                                                  Search altera.com
 LogicalStep_Lab2_top
                                                                               ¬| ∠ 🎸 🌣 🐼 🎄 📾 ト 🗡 💃 👇 😂 🚠 🦠 💁
 4
                                                                                  ×
                              LogicalStep_Lab2_top.vhd
 📳 🔲 👣 🏗 🕮 🖪 🗗 🗗 🕦 💆 💆 🚉 🗏
          library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
        □ entity LogicalStep_Lab2_top is port (

clkin_50 : in std_logic;

pb : in std_logic_vector(3 downto 0);

sw : in std_logic_vector(7 downto 0); -- The switch inputs

leds : out std_logic_vector(7 downto 0); -- for displaying the switch content

seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment

seg7_char1 : out std_logic; -- seg7 digit1 selector

seg7_char2 : out std_logic -- seg7 digit2 selector
 10
 11
12
13
14
 15
16
         -);
end LogicalStep_Lab2_top;
 18
 19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
        □architecture SimpleCircuit of LogicalStep_Lab2_top is
           -- Components Used ---
            component SevenSegment port (
hex : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
sevenseg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
                end component;
               component segment7_mux port (
   clk :in std_logic := 0';
   DIN2 : in std_logic_vector(6 downto 0);
   DIN1 : in std_logic_vector(6 downto 0);
   DOUT : out std_logic_vector(6 downto 0);
   DIG2 :out std_logic;
   DIG1 :out std_logic;
                end component;
              41
42
43
44
45
46
47
48
49
55
55
56
57
58
59
60
        end component;
               ₽
                );
end component;
 61
62
63
64
65
               占
 66
67
                                                                                                                                                                     00:00:50
```

```
🕥 Quartus Prime Standard Edition - N:/ECE-124/Lab2/LogicalStep_Lab2 - LogicalStep_Lab2_top
                                                                                                                                                                      X
File Edit View Project Assignments Processing Tools Window Help
                                                                                                                                             Search altera.com
                                                                            🔻 🗹 🎸 🞸 🔕 🕟 🕨 🔀 😂 🖺 🥾 🏭 🖼
LogicalStep_Lab2_top
                             LogicalStep_Lab2_top.vhd
                                                                               ×
 DOUT: out std_logic_vector(6 downto 0);
DIG2:out std_logic;
DIG1:out std_logic
 36
37
 38
 39
 40
41
               end component;
               42
43
44
45
46
 47
48
 49
50
51
52
53
54
55
56
57
               end component;
               58
59
 60
                end component;
 61
               62
        63
64
65
66
67
68
               end component:
 69
70
71
72
73
74
75
76
77
78
79
80
        -- Create any signals, or temporary variables to be used
           -- std_logic_vector is a signal which can be used for logic operations such as OR, AND, NOT, XOR
                                          : std_logic_vector(6 downto 0);
: std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0);
: std_logic_vector(6 downto 0);
: std_logic_vector(3 downto 0); --first 4-bit input
: std_logic_vector(3 downto 0); --second 4--bit input
              signal seg7_A
signal hex_A
signal hex_B
signal seg7_B
               signal temp1
signal temp2
           signal logic_result : std_logic_vector(7 downto 0);
signal add_result1: std_logic_vector(4 downto 0); -- 4 bits + 4 bit is a 5-bit number
signal add_result2: std_logic_vector(3 downto 0); --the value shouble be shown in the fitst 7seg(the
-- Here the circuit begins
 81
 82
 83
84
85
86
          temp1<= sw(3 downto 0); --store the inputs
temp2<= sw(7 downto 4);
add_result2<= "0001" when add_result1(4) = '1'else --determine the output on the first 7seg after addi
"0000" when add_result1(4) = '0';
 87
88
 89
90
          INST1: SevenSegment port map(hex_A, seg7_A);
INST2: SevenSegment port map(hex_B, seg7_B);
INST3: segment7_mux port map(clkin_50, seg7_A, seg7_B,seg7_data, seg7_char2, seg7_char1);
INST4: hex_logic port map(temp1, temp2, pb, logic_result);
INST5: bit_add port map(temp1, temp2, add_result1);
INST6: my_mux port map(b, logic_result, add_result1, add_result2, temp1, temp2, hex_A, hex_B, leds);
 91
92
 93
94
95
96
97
98
99
          end SimpleCircuit;
100
101
<
                                                                                                                                                    100%
                                                                                                                                                               00:00:50
```

Sub-block my mux

```
🕥 Quartus Prime Standard Edition - N:/ECE-124/Lab2/LogicalStep_Lab2 - LogicalStep_Lab2_top
 File Edit View Project Assignments Processing Tools Window Help
                                                                                                                                                                                                     6
                                                                                                                                                                             Search altera.com
□ 🔚 🤟 🖺 🖒 🖺 🧷 C LogicalStep_Lab2_top

▼ | ∠ ♦ ♦ ♦ № | ® ▶ ▶ ▶ ★ ♦ | ♦ ♣ ♦ $#
 4
                                                                                               ×
 : in std_logic_vector(3 downto 0): --pb
: in std_logic_vector(7 downto 0): --logic
: in std_logic_vector(4 downto 0): --bit add
: in std_logic_vector(3 downto 0): --the value should be shown in the first(the one on the right) 7seg
: in std_logic_vector(3 downto 0): --first 4 bit input
: in std_logic_vector(3 downto 0): --second 4 bit input
: out std_logic_vector(3 downto 0): --hex_A
: out std_logic_vector(3 downto 0): --hex_B
: out std_logic_vector(7 downto 0) --leds
              end my_mux;
       Barchitecture A of my_mux is
Bbegin
Bprocess(input1)
begin
Bcase input1 is
when"0111" =>output3 <= ("")
        end case;
end process;
end A;
                                                                                                                                                                                      0% 00:00:00
```

Sub-block bit_add

```
🕥 Quartus Prime Standard Edition - N:/ECE-124/Lab2/LogicalStep_Lab2 - LogicalStep_Lab2_top
                                                                                                                                       Х
File Edit View Project Assignments Processing Tools Window Help
                                                                                                                        Search altera.com
                                                                         ▼| 🗹 🗳 🌣 🔅 🔞 ▶ 📂 🔀 📮 🔕 🚠 🦫 💁
 LogicalStep_Lab2_top
                                                                     ×
                               bit_add.vhd*
 📳 | 😘 💣 | 🏥 🕮 | 🏲 🔁 | 🕖 🛣 | 💆 | 267 📃
        library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 1
2
3
4
5
      □entity bit_add is
□ port(
    input1
6
7
8
9
10
11
12
13
14
15
16
17
18
                                       : in std_logic_vector(3 downto 0); --first 4-bit
: in std_logic_vector(3 downto 0); --second 4--bit
: out std_logic_vector(4 downto 0)
                  input2
             output1
); --result
end bit_add;
      딛
             architecture B of bit_add is begin
             output1<= ('0'&input1)+('0'&input2); --2 4-bit addition result in 5-bit
<
                                                                                                                                  0%
                                                                                                                                          00:00:00
```

Sub-block hex_logic

```
🕥 Quartus Prime Standard Edition - N:/ECE-124/Lab2/LogicalStep_Lab2 - LogicalStep_Lab2_top
                                                                                                                              X
File Edit View Project Assignments Processing Tools Window Help
                                                                                                                Search altera.com
                                                                    🔻 🗹 🗳 🗳 💸 🔞 🕨 🛌
 LogicalStep_Lab2_top
                                                                ×
                            hex_logic.vhd
 📳 | 😘 💣 | 🏥 🕮 | 🏲 🔁 | 🕖 🛣 | 💆 | 267 📃
      || library ieee;
| use ieee.std_logic_1164.all;
| use ieee.numeric_std.all;
| use IEEE.STD_LOGIC_UNSIGNED.ALL;
| □ entity hex_logic is
 1
 3
 4
5
           port(
input1
6
7
8
9
                                         : in std_logic_vector(3 downto 0); --first 4-bit input
: in std_logic_vector(3 downto 0); --second 4--bit input
: in std_logic_vector(3 downto 0); --pb
: out std_logic_vector(7 downto 0)--logic output
                     input2
                     input3
                    output1
11
12
13
14
15
16
17
18
19
20
21
22
23
             end hex_logic;
            П
            end C;
                                                                                                                         0%
                                                                                                                                 00:00:00
```

Simulation



Compilation Report

Flow Summary	
Flow Status	Successful - Thu Jun 13 09:52:16 2019

Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition

 Revision Name
 LogicalStep_Lab2_top

 Top-level Entity Name
 LogicalStep_Lab2_top

Family MAX 10

Device 10M08SAE144C8G

Timing Models Final

Total logic elements 72 / 8,064 (< 1 %)

Total combinational functions 72 / 8,064 (< 1 %)

Dedicated logic registers 11 / 8,064 (< 1 %)

Total registers 11

Total pins 30 / 101 (30 %)

Total virtual pins 0

Total memory bits 0 / 387,072 (0 %)

Embedded Multiplier 9-bit elements 0 / 48 (0 %)

Total PLLs 0 / 1 (0 %)

UFM blocks 0 / 1 (0 %)

ADC blocks 0 / 1 (0 %)