CMPE 200

COMPUTER ARCHITECTURE

Lecture 1 – Introduction

Bo Yu Computer Engineering Department SJSU

Adapted from Computer Organization and Design, 5th Edition, 4th edition, Patterson and Hennessy, MK and Computer Architecture – A Quantitative Approach, 4th edition, Patterson and Hennessy, MK

Textbooks

Text Book:

- Required: "Computer Organization and Design The Hardware /Software Interface", 5th Edition, John L. Hennessy and David A. Patterson, Morgan Kaufmann Publishers. OR
- Required: "Computer Organization and Design The Hardware /Software Interface", 4th Edition, John L. Hennessy and David A. Patterson, Morgan Kaufmann Publishers

Reference:

■ Recommended: "Computer Architecture – A Quantitative Approach",

John L. Hennessy and David A. Patterson, 6th Edition, Morgan Kaufmann Publishers.

The Goal of this Course:

- Understanding Computer Organization Different Architectures:
 - o Instruction Set Architecture
 - o Computer System Components
 - o Micro-architecture Implementation
- Understand computer performance factors:
 - o Metrics
 - o Benchmarks
 - o Performance improvement methods


Required Background:

- Prerequisites:
 - o CMPE 124, 127, 180D
 - o Digital Design Test
- Assembly Language
 - o Instruction Formats
- Synchronous systems:
 - o Data path and control path
 - o Clocking/Timing
 - o HW components: ALUs, Mux, FFs-Registers, gates

■ The Computer Revolution

- Progress in computer technology
 - Underpinned by Moore's Law
- Makes novel applications feasible
 - Computers in automobiles
 - Cell phones
 - Human genome project
 - World Wide Web
 - Search Engines
- Computers are pervasive


EVOLUTION OF COMPUTERS:



■ EVOLUTION OF COMPUTER TECHNOLOGY cont'd:

- 1970s:
 - o Mini computers: Multi-chip processors (bit-slice)
 - o Micro-coded control units, CISC
 - o Memory subsystem cost very high
- 1980s:
 - o Integration Single-chip computers
 - o Memory cost going down
 - o RISC
 - o Integrated cache for performance
- 1990s
 - o High integration for performance
 - o Instruction level parallelism
 - o Networking
- 2000
 - o More integration → Multi-cores
 - o Power implications → cost of ownership
 - o Thread-level parallelism
 - o SOCs

■ EVOLUTION OF COMPUTER DESIGN:



■ The Classes of Computers


- Personal computers
 - General purpose, variety of software
 - Subject to cost/performance tradeoff
- Server computers
 - Network based
 - High capacity, performance, reliability
 - Range from small servers to building sized
- Supercomputers
 - High-end scientific and engineering calculations
 - Highest capability but represent a small fraction of the overall computer market
- Embedded computers
 - Hidden as components of systems
 - Stringent power/performance/cost constraints

■ The 2^X vs. 10^Y bytes

Decimal term	Abbreviation	Value	Binary term	Abbreviation	Value	% Larger
kilobyte	KB	10 ³	kibibyte	KiB	210	2%
megabyte	MB	10 ⁶	mebibyte	MiB	220	5%
gigabyte	GB	10 ⁹	gibibyte	GiB	230	7%
terabyte	TB	10 ¹²	tebibyte	TiB	240	10%
petabyte	PB	10 ¹⁵	pebibyte	PiB	250	13%
exabyte	EB	1018	exbibyte	EiB	260	15%
zettabyte	ZB	1021	zebibyte	ZiB	270	18%
yottabyte	YB	1024	yobibyte	YiB	280	21%

The 2^x vs. 10^y bytes ambiguity was resolved by adding a binary notation for all the common size terms. In the last column we note how much larger the binary term is than its corresponding decimal term, which is compounded as we head down the chart. These prefixes work for bits as well as bytes, so *gigabit* (Gb) is 10⁹ bits while *gibibits* (Gib) is 2³⁰ bits.

■ The PostPC Era



■ The PostPC Era

- Personal Mobile Device (PMD)
 - Battery operated
 - Connects to the Internet
 - Hundreds of dollars
 - Smart phones, tablets, electronic glasses
- Cloud computing
 - Warehouse Scale Computers (WSC)
 - Software as a Service (SaaS)
 - Portion of software run on a PMD and a portion run in the Cloud
 - Amazon and Google

What You Will Learn

- How programs are translated into the machine language
 - And how the hardware executes them
- The hardware/software interface
- What determines program performance
 - And how it can be improved
- How hardware designers improve performance
- What is parallel processing

Understanding Performance

- Algorithm
 - Determines number of operations executed
- Programming language, compiler, architecture
 - Determine number of machine instructions executed per operation
- Processor and memory system
 - Determine how fast instructions are executed
- I/O system (including OS)
 - Determines how fast I/O operations are executed

■ Eight Great Ideas

- Design for Moore's Law
- Use abstraction to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy



















■ Below Your Program




Written in high-level language

System software

- Compiler: translates HLL code to machine code
- Operating System: service code
 - Handling input/output
 - Managing memory and storage
 - Scheduling tasks & sharing resources

Hardware

Processor, memory, I/O controllers



■ Levels of Program Code

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data

High-level language program (in C)

Compiler

{int temp;

Assembly language program (for MIPS)

swap:

muli \$2, \$5,4

add \$2, \$4,\$2

lw \$15, 0(\$2)

lw \$16, 4(\$2)

sw \$16, 0(\$2)


sw \$15, 4(\$2)

jr \$31

swap(int v[], int k)

v[k] = v[k+1];v[k+1] = temp:


temp = v[k];



Binary machine language program (for MIPS)

The Components of a Computer

The BIG Picture




- Same components for all kinds of computer
 - Desktop, server, embedded
 - Input/output includes
 - User-interface devices
 - Display, keyboard, mouse
 - Storage devices
 - Hard disk, CD/DVD, flash
 - Network adapters
 - For communicating with other computers

■ Touchscreen

- PostPC device
- Supersedes keyboard and mouse
- Resistive and Capacitive types
 - Most tablets, smart phones use capacitive
 - Capacitive allows multiple touches simultaneously



Opening the Box



■ Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
- Cache memory
 - Small fast SRAM memory for immediate access to data

■ Inside the Processor

Apple A5



Lecture 1

21

Abstractions

- Abstraction helps us deal with complexity
 - Hide lower-level detail
- Instruction set architecture (ISA)
 - The hardware/software interface
- Application binary interface
 - The ISA plus system software interface
- Implementation
 - The details underlying and interface

A Safe Place for Data

- Volatile main memory
 - Loses instructions and data when power off
- Non-volatile secondary memory
 - Magnetic disk
 - Flash memory
 - Optical disk (CDROM, DVD)









23

Networks

- Communication, resource sharing, nonlocal access
- Local area network (LAN): Ethernet
- Wide area network (WAN): the Internet
- Wireless network: WiFi, Bluetooth






■ Polling: DRAM, SSD, 7200RPM Hard Drive

- Access time comparison
 - a) SSD < DRAM < 7200RPM HD
 - b) DRAM < SSD < 7200RPM HD
 - c) DRAM < 7200RPM HD < SSD
- Volatile vs. Non Volatile Type
 - a) SSD and DRAM are volatile, 7200RPM HD is non-volatile
 - b) DRAM and 7200RPM HD are volatile, SSD is non-volatile
 - c) DRAM is volatile, SSD and 7200RPM HD are non-volatile

■ Technology Trends

- Electronics technology continues to evolve
 - Increased capacity and performance
 - Reduced cost




DRAM capacity

Year	Technology	Relative performance/cost		
1951	Vacuum tube	1		
1965	Transistor	35		
1975	Integrated circuit (IC)	900		
1995	Very large scale IC (VLSI)	2,400,000		
2013	Ultra large scale IC	250,000,000,000		

Semiconductor Technology


- Silicon: semiconductor
- Add materials to transform properties:
 - Conductors
 - Insulators
 - Switch
- Integrated Circuit Logic Technology:
 - Transistor density up by ~35% a year, 4x in 4 years
 - Transistor speed up scales slower
 - Die size increase dependent on design
- DRAM memory
 - Capacity goes up 2x every 2 years

Manufacturing ICs



- Yield: proportion of working dies per wafer
- IC Manufacturing Process

■ Intel Core i7 Wafer



- 300mm wafer, 280 chips, 32nm technology
- Each chip is 20.7 x 10.5 mm

Integrated Circuit Cost

```
Cost per die = \frac{\text{Cost per wafer}}{\text{Diesper wafer} \times \text{Yield}}

Diesper wafer \approx \text{Wafer area/Die area}

Yield = \frac{1}{(1+(\text{Defects per area} \times \text{Die area/2}))^2}
```

- Nonlinear relation to area and defect rate
 - Wafer cost and area are fixed
 - Defect rate determined by manufacturing process
 - Die area determined by architecture and circuit design

■ Defining Performance


Airplane	Passenger capacity	Cruising range (miles)	Cruising speed (m.p.h.)	Passenger throughput (passengers x m.p.h.)
Boeing 777	375	4630	610	228,750
Boeing 747	470	4150	610	286,700
BAC/Sud Concorde	132	4000	1350	178,200
Douglas DC-8-50	146	8720	544	79,424


FIGURE 1.14 The capacity, range, and speed for a number of commercial airplanes. The last column shows the rate at which the airplane transports passengers, which is the capacity times the cruising speed (ignoring range and takeoff and landing times).


Copyright © 2014 Elsevier Inc. All rights reserved.


Defining Performance

Which airplane has the best performance?









Lecture 1

32

Response Time and Throughput

- Response time
 - How long it takes to do a task
- Throughput
 - Total work done per unit time
 - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
- We'll focus on response time for now...

■ Relative Performance

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

```
Performance<sub>x</sub>/Performance<sub>y</sub>
= Execution time<sub>y</sub>/Execution time<sub>x</sub> = n
```


- Example: time taken to run a program
 - 10s on A, 15s on B
 - Execution Time_B / Execution Time_A
 = 15s / 10s = 1.5
 - So A is 1.5 times faster than B

Measuring Execution Time

- Elapsed time
 - Total response time, including all aspects
 - Processing, I/O, OS overhead, idle time
 - Determines system performance
- CPU time
 - Time spent processing a given job
 - Discounts I/O time, other jobs' shares
 - Comprises user CPU time and system CPU time
 - Different programs are affected differently by CPU and system performance

■ CPU Clocking

 Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
 - e.g., $250ps = 0.25ns = 250 \times 10^{-12}s$
- Clock frequency (rate): cycles per second
 - e.g., $4.0GHz = 4000MHz = 4.0 \times 10^9Hz$

■ CPU Time

```
CPUTime = CPUClock Cycles × Clock Cycle Time

= CPUClock Cycles

Clock Rate
```

- Performance improved by
 - Reducing number of clock cycles
 - Increasing clock rate
 - Hardware designer must often trade off clock rate against cycle count

■ CPU Time Example

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time
 - Can do faster clock, but causes 1.2 x clock cycles
- How fast must Computer B clock be?

$$\begin{aligned} \text{Clock Rate}_{\text{B}} &= \frac{\text{Clock Cycles}_{\text{B}}}{\text{CPUTime}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6\text{s}} \\ \text{Clock Cycles}_{\text{A}} &= \text{CPUTime}_{\text{A}} \times \text{Clock Rate}_{\text{A}} \\ &= 10\text{s} \times 2\text{GHz} = 20 \times 10^9 \\ \text{Clock Rate}_{\text{B}} &= \frac{1.2 \times 20 \times 10^9}{6\text{s}} = \frac{24 \times 10^9}{6\text{s}} = 4\text{GHz} \end{aligned}$$

Instruction Count and CPI

```
Clock Cycles = Instruction Count \times Cycles per Instruction
CPU Time = Instruction Count <math>\times CPI \times Clock Cycle Time
= \frac{Instruction Count \times CPI}{Clock Rate}
```

- Instruction Count for a program
 - Determined by program, ISA and compiler
- Average cycles per instruction
 - Determined by CPU hardware
 - If different instructions have different CPI
 - Average CPI affected by instruction mix

■ CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

```
\begin{aligned} \text{CPUTime}_{A} &= \text{Instructio n Count} \times \text{CPI}_{A} \times \text{Cycle Time}_{A} \\ &= I \times 2.0 \times 250 \text{ps} = I \times 500 \text{ps} & \text{A is faster...} \end{aligned}
\begin{aligned} \text{CPUTime}_{B} &= \text{Instructio n Count} \times \text{CPI}_{B} \times \text{Cycle Time}_{B} \\ &= I \times 1.2 \times 500 \text{ps} = I \times 600 \text{ps} \end{aligned}
\begin{aligned} \text{CPUTime}_{A} &= \frac{I \times 600 \text{ps}}{I \times 500 \text{ps}} = 1.2 & \text{...by this much} \end{aligned}
```

CPI in More Detail

 If different instruction classes take different numbers of cycles

$$Clock \ Cycles = \sum_{i=1}^{n} (CPI_{i} \times Instructio \ n \ Count_{i})$$

Weighted average CPI

$$CPI = \frac{Clock \, Cycles}{Instructio \, n \, Count} = \sum_{i=1}^{n} \left(CPI_i \times \frac{Instructio \, n \, Count_i}{Instructio \, n \, Count} \right)$$

Relative frequency

■ CPI Example

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
 - Clock Cycles= 2×1 + 1×2 + 2×3= 10
 - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
 - Clock Cycles= 4×1 + 1×2 + 1×3= 9
 - Avg. CPI = 9/6 = 1.5

■ Performance Summary


$$CPUTime = \frac{Instructio \ ns}{Program} \times \frac{Clock \ cycles}{Instructio \ n} \times \frac{Seconds}{Clock \ cycle}$$

- Performance depends on
 - Algorithm: affects IC, possibly CPI
 - Programming language: affects IC, CPI
 - Compiler: affects IC, CPI
 - Instruction set architecture: affects IC, CPI, T_c


■ Polling: CPI and Execution Time

- A given application in Java runs 15 seconds on a desktop processor. A new Java compiler is released that requires only 0.6 as many instructions as the old compiler. Unfortunately, it increases the CPI by 1.1. How fast can we expect the application to run using this new compiler?
 - a) $(15 \times 0.6) / 1.1 = 8.2 \text{sec}$
 - b) $15 \times 0.6 \times 1.1 = 9.9 \text{ sec}$
 - c) $(15 \times 1.1) / 0.6 = 27.5 \text{ sec}$

■ Power Trends



In CMOS IC technology



Lecture 1: Introduction cont'd

■ Define and quantify power (1/2)

 For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power

 $Power_{dynamic} = 1/2 \times Capacitive Load \times Voltage^2 \times Frequency Switched$

For mobile devices, energy better metric

 $Energy_{dynamic} = CapacitiveLoad \times Voltage^2$

- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both, so went from 5V to 1V
- To save energy & dynamic power, most CPUs now turn off clock of inactive modules (e.g. Fl. Pt. Unit)

Adapted from Prof. David Patterson

Lecture 1: Introduction cont'd

■ Define and quantify power (2/2)

 Because leakage current flows even when a transistor is off, now static power important too

Powerstatic = Currentstatic × Voltage

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is 25% of total power consumption; high performance designs at 40%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage


■ Reducing Power

- Suppose a new CPU has
 - 85% of capacitive load of old CPU
 - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
 - We can't reduce voltage further
 - We can't remove more heat
- How else can we improve performance?

Uniprocessor Performance



Multiprocessor

- Multicore microprocessors
 - More than one processor per chip
- Requires explicitly parallel programming
 - Compare with instruction level parallelism
 - Hardware executes multiple instructions at once
 - Hidden from the programmer
 - Hard to do
 - Programming for performance
 - Load balancing
 - Optimizing communication and synchronization

■ SPEC CPU Benchmark

- Programs used to measure performance
 - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
 - Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2006
 - Elapsed time to execute a selection of programs
 - Negligible I/O, so focuses on CPU performance
 - Normalize relative to reference machine
 - Summarize as geometric mean of performance ratios
 - CINT2006 (integer) and CFP2006 (floating-point)



■CINT2006 for Intel Core i7 920

Description	Name	Instruction Count x 10 ⁹	CPI	Clock cycle time (seconds x 10 ⁻⁹)	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	-	_	_	_	-	_	25.7

■ SPEC Power Benchmark

- Power consumption of server at different workload levels
 - Performance: ssj_ops/sec
 - Power: Watts (Joules/sec)

Overall ssj_ops per Watt =
$$\left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$

■ SPECpower_ssj2008 for Xeon X5650

Target Load %	Performance (ssj_ops)	Average Power (Watts)
100%	865,618	258
90%	786,688	242
80%	698,051	224
70%	607,826	204
60%	521,391	185
50%	436,757	170
40%	345,919	157
30%	262,071	146
20%	176,061	135
10%	86,784	121
0%	0	80
Overall Sum	4,787,166	1,922
Σ ssj_ops/ Σ power =		2,490

■ Pitfall: Amdahl's Law

 Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{improved} = \frac{T_{affected}}{improvement\ factor} + T_{unaffected}$$

- Example: multiply accounts for 80s/100s
 - How much improvement in multiply performance to get 5x overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast

■ Fallacy: Low Power at Idle

- Look back at i7 power benchmark
 - At 100% load: 258W
 - At 50% load: 170W (66%)
 - At 10% load: 121W (47%)
- Google data center
 - Mostly operates at 10% 50% load
 - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

■ Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
 - Doesn't account for
 - Differences in ISAs between computers
 - Differences in complexity between instructions

```
\begin{aligned} \text{MIPS} &= \frac{\text{Instructio n count}}{\text{Execution time} \times 10^6} \\ &= \frac{\text{Instructio n count}}{\frac{\text{Instructio n count} \times \text{CPI}}{\text{Clock rate}}} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6} \end{aligned}
```

CPI varies between programs on a given CPU

■ Polling: MIPS Questions

 Consider the following performance measurements for a program:

Measurement	Computer A	Computer B
Instruction count	10 billion	8 billion
Clock rate	4 GHz	4 GHz
CPI	1.0	1.1

- a) Which computer has the higher MIPS rating?
- b) Which computer is faster?

Concluding Remarks

- Cost/performance is improving
 - Due to underlying technology development
- Hierarchical layers of abstraction
 - In both hardware and software
- Instruction set architecture
 - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
 - Use parallelism to improve performance