## **RISC-V Instruction Set Summary**




Figure B.1 RISC-V 32-bit instruction formats

imm: signed immediate in imm<sub>11:0</sub>
 uimm: 5-bit unsigned immediate in imm<sub>4:0</sub>
 upimm: 20 upper bits of a 32-bit immediate, in imm<sub>31:12</sub>
 Address: memory address: rs1 + SignExt(imm<sub>11:0</sub>)
 [Address]: data at memory location Address

 $\label{eq:bounds} \begin{array}{ll} \bullet \mbox{ BTA:} & \mbox{branch target address: PC + SignExt(\{imm_{12:1}, 1'b0\})} \\ \bullet \mbox{ JTA:} & \mbox{jump target address: PC + SignExt(\{imm_{20:1}, 1'b0\})} \\ \bullet \mbox{ label:} & \mbox{text indicating instruction address} \end{array}$ 

SignExt: value sign-extended to 32 bits
ZeroExt: value zero-extended to 32 bits
csr: control and status register

## Table B.1 RV32I: RISC-V integer instructions

op	funct3	funct7	Type	Instruction		Description	Operation
0000011 (3)	000	_	I	lb rd,	imm(rs1)	load byte	rd = SignExt([Address] <sub>7:0</sub> )
0000011 (3)	001	_	I	lh rd,	imm(rs1)	load half	rd = SignExt([Address] <sub>15:0</sub> )
0000011 (3)	010	_	I	lw rd,	imm(rs1)	load word	rd = [Address] <sub>31:0</sub>
0000011 (3)	100	_	I	lbu rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] <sub>7:0</sub> )
0000011 (3)	101	_	I	lhu rd,	imm(rs1)	load half unsigned	rd = ZeroExt([Address] <sub>15:0</sub> )
0010011 (19)	000	_	I	addi rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	_	I	slti rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	_	I	sltiu rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	_	I	xori rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	_	I	ori rd,	rs1, imm	or immediate	rd = rs1   SignExt(imm)
0010011 (19)	111	_	I	andi rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	_	_	U	auipc rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	-	S	sb rs2,	imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	_	S	sh rs2,	imm(rs1)	store half	[Address] <sub>15:0</sub> = rs2 <sub>15:0</sub>
0100011 (35)	010	_	S	sw rs2,	imm(rs1)	store word	[Address] <sub>31:0</sub> = rs2
0110011 (51)	000	0000000	R	add rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	sll rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 <sub>4:0</sub>
0110011 (51)	010	0000000	R	slt rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd,	rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R	sra rd,	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 <sub>4:0</sub>
0110011 (51)	110	0000000	R	or rd,	rs1, rs2	or	rd = rs1   rs2
0110011 (51)	111	0000000	R	and rd,	rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	_	_	U	lui rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	_	В		rs2, label		if (rs1 == rs2) PC = BTA
1100011 (99)	001	_	В		rs2, label		if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В		rs2, label		if (rs1 < rs2) PC = BTA
1100011 (99)	101	_	В	-	rs2, label		if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	_	В			branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	_	В	bgeu rs1,	rs2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	_	I	jalr rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	_	_	J	jal rd,	label	jump and link	PC = JTA, $rd = PC + 4$

\*Encoded in instr<sub>31:25</sub>, the upper seven bits of the immediate field