





There are 2 counters, "Counter A" being asynchronous up counter and "Counter B" is an asynchronous down counter and at $T=0$, 0000 & 1111 are loaded respectively as shown. Clock source (CLK) available is 1MHz.

1. Complete the design such that Counter B decrements by one value each time when decimal "12" appears at output of Counter A (A_0 being LSB)?
2. What is the decimal value at outputs of both Counter A and Counter B at $T=0.2$ milliseconds?
3. What is the frequency of B_0 with respect to CLK (1MHz)?





2)

$$f = \frac{1}{T}$$

$$T = \frac{1}{f} = \frac{1}{1\text{MHz}} = 0.0001\text{msec}$$

Given $T = 0.2\text{msec}$

The no of Cycles = $1\text{MHz} \times 0.0002 = 200\text{ cycles}$

Since the counter A counts until the value 1100
 \therefore The decimal value ~~at~~ 6 for counter A is 12

Since the counter B decrements by one value each time when decimal 12 of counter A appears

$$12 \times 16 = 192$$

$$200 - 192 = 8\text{ counts}$$

$\therefore 8$ is decimal at counter B.

3) The frequency of B_0 wrt 1MHz is

$$\frac{f}{0.24} = \frac{1\text{MHz}}{24} = 0.083\text{MHz} \quad 0.0416\text{MHz}$$