



Assignment

There are 2 counters, "Counter A" being asynchronous up Counter & "Counter B" is an asynchronous down Counter and at $T=0$, 0000 & 1111 are loaded respectively as shown. clock source (clk) available is 1 MHz.

1. Complete the design such that counter B decrements by one value each time when decimal "12" appears at o/p of counter A (i.e. to binary LSB)?
2. what is the decimal value at o/p of both Counter A & Counter B at $T = 0.2$ milliseconds?
3. what is the frequency of B with respect to CLK (1 MHz)?

1) Soln





2)

Sol:-

$\Delta t = T = 0.2 \text{ milli seconds}$

$f = \frac{1}{T} \text{ Hz}$

$f = \frac{1}{0.2 \times 10^{-3}} \text{ Hz}$

$f = \frac{10 \times 10^3}{2} \text{ Hz}$

$f = 5 \text{ MHz}$

1 cycle $(f = 1 \text{ MHz})$

at 5th cycle of clk pulse

o/p of Counter A = 0101
o/p of Counter B = 1111

3)

Sol:- frequency of $B_0 = 13 \text{ MHz}$

