


8/12/2023

ASSIGNMENT-7

I. There are two counters "Counter A" being asynchronous up counter and Counter B as an asynchronous down counter and at $T=0$, 0000 & 1111 are loaded respectively as shown. clock source CLK available 1 MHz.

2. Complete the design such that counter B decrements by one value each time when decimal "12" appears at output of counter A.

12 \rightarrow 0011



b. What is the decimal value at o/p's of both counter A and counter B at $T = 0.2 \text{ ms}$

as the given question $f = 1 \text{ MHz}$

$$\text{Then } T = \frac{1}{f} = \frac{1}{1 \text{ m}} = 1 \times 10^{-6} \text{ s}$$

$$\text{NO. of clock cycle} = \frac{T}{\text{Time period of single cycle}} = \frac{0.2 \text{ m}}{1 \times 10^{-6}} = 200 \text{ clock cycles}$$

For up counter, it will count ~~exp~~ from 0 to 15

That is 16 state.

16/200

so 16) 200 (12

$$\begin{array}{r} 16 \\ \underline{40} \\ 32 \\ \underline{8} \end{array}$$

It will 12 times repeatedly count 0 to 16. Then for 8 cycles it will get 0111. The decimal o/p will be 7 for up counter.

For down counter, as we know it will decrease only when the 12 arrives and we also know 12 times or up counter is repeat for 12 times and so, $15 - 12 = 3$

so, The down counter decimal o/p will be 3.

c. What is the frequency of B_0 with respect to clk (1 MHz).

$$B_0 \text{ clock frequency} = \frac{\text{clk frequency}}{\text{Total count range of } B_0}$$

$$= \frac{1 \text{ MHz}}{2}$$

$$= 0.5 \text{ MHz}$$

