

16 clock cycles = to count 16 states

① complete the design such that counter B decrements by one value each time with decimal

12) appears at output of counter A.

counter A

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1



A 1 0 0 . \longrightarrow 1 1 1 0

counter B

and so on


when counter A knocks 1100 (12)

then counter B decrements,




$A_3 \quad A_2 \quad A_1 \quad A_0$
 $1 \quad 1 \quad 0 \quad 0$

Counter A \rightarrow negedge triggered
 Counter B \rightarrow posedge triggered.



when $A_0 = 0, A_1 = 0, A_2 = 1, A_3 = 1$
 then only output = 1

② what is the decimal value at outputs of both counter A & counter B at $T = 0.2 \text{ milliseconds}$



1 clock cycle = $1 \mu\text{sec}$

$$x \longrightarrow 0.2 \times 10^{-3} \text{ sec}$$

$$x = \frac{0.2 \times 10^{-3}}{10^{-6}}$$

$$\Rightarrow 0.2 \times 10^3$$

= 200 clock cycles.

for complete counter to counter 16 states 16 clock cycles required.

for 200 clock cycles no of times the counter completed all states (quotient)

$$200 / 16 = 12 \text{ times}$$


8 remainder.

counter A \rightarrow counted 0 to 15, 12 times

and counter B decremented by 12 values

the decimal value at counter B is 3.

the decimal value at counter A is to be calculated using remaining & clock cycles.




the counter A has 0111 at for 8 clock cycles

$$A = 0111 = 7.$$

\therefore counter A has decimal value 7
and counter B has decimal value 3

③ what is the frequency of B_0 with respect to CLK.

Count A values,



$$T = 16 \times 1 \times 10^{-6} \text{ sec.}$$

$$f_{\text{CLK}} = \frac{1}{16 \times 10^{-6}} = 0.0625 \text{ MHz.}$$

$$f_{\text{CLK}} = 0.0625 \text{ MHz.}$$

$$f_{B_0} = \frac{0.0625 \text{ MHz}}{2} = 0.03125 \text{ MHz.}$$