

Main Assignment


8/12/23

Venkat Vatturi

* There are 2 counters, "Counter A" being an asynchronous up counter & "Counter B" is an asynchronous down counter and at $T=0$, 0000 & 1111 are loaded respectively as shown. Clock source (clk) available is 1 MHz.

① Complete the design such that counter B decrements by one value each time when decimal "12" appears at output of counter A (A_0 being LSB)?

501)



from the equation given data, when $A_3 A_2 A_1 A_0 = 1100$
then it should be 1; so, then it triggers down
counter. So the block diagram is shown above.

② What is the decimal value at outputs of both counters A & B at $T = 0.2$ milliseconds?

Sol given that $f_c = 1 \text{ MHz}$

$$T = 1/f \Rightarrow 1/10^6$$

$$T = 1 \mu\text{sec}$$

we know that the point for counting 0000 to 1111 we have + up to 16 clock pulses, so for remaining clock pulses are 3 which from (0000 to 0011) for the up counter and for the down counter having that total number of clock and subtraction to the overall clock pulses i.e. $15 - 12 \Rightarrow 3$, for down-counter having number of clock pulses are 3 (0011).

③ What is the frequency of B_0 with respect to the clock (MHz)?

Sol given $f_c = 1 \text{ MHz}$, so for B_0 bit frequency, it can be calculated by

~~$$B_0 \text{ frequency} = \frac{1}{4} \Rightarrow \frac{1}{4} \Rightarrow 0.25 \text{ milliseconds}$$~~

$$\therefore \text{frequency of } B_0 \text{ bit} \Rightarrow \frac{f_c}{2} \Rightarrow \frac{f_c}{2}, \text{ where } f_c = 1 \text{ MHz.}$$

$$\therefore \frac{1 \text{ MHz}}{2} \Rightarrow 0.5 \text{ MHz.}$$

Then above answer based on the previous classes outcome.