



Pb:



\Rightarrow Both Asynchronous

$\Rightarrow T=0, 0000$
1111

\Rightarrow clock source
1MHz

- 1) Complete the design such that Counter B decrements by one value each time when decimal "12" appears at output of Counter A
- 2) what is the decimal value at outputs of both Counter A & Counter B at $T=0.2$ milli sec.
- 3) what is the freq. of B0 with respect to clk (1MHz)?

Sol:

Here, the inputs are 4bits (0-15) and Counter A \rightarrow up counter, Counter B \rightarrow down counter

① Counter - A

A ₃	A ₂	A ₁	A ₀	
0	0	0	0	$\rightarrow 0$
0	0	0	1	$\rightarrow 1$
0	0	1	0	$\rightarrow 2$
0	0	1	1	$\rightarrow 3$
0	1	0	0	$\rightarrow 4$
0	1	0	1	$\rightarrow 5$
0	1	1	0	$\rightarrow 6$
0	1	1	1	$\rightarrow 7$
1	0	0	0	$\rightarrow 8$
1	0	0	1	$\rightarrow 9$
1	0	1	0	$\rightarrow 10$
1	0	1	1	$\rightarrow 11$
1	1	0	0	$\rightarrow 12$

When counter-A reach 12 then Counter B decrements 1.

It means clock of B triggered.


Counter A

Counter B

1100



1110



(2)

Given,

$$F_{\text{req}} = 1 \text{ MHz}$$

$$T = 1 \mu\text{sec}$$

$$\text{for } T = 0.2 \text{ msec} \\ = 0.2 \times 10^{-3}$$

$$\text{Pulses} = \frac{0.2 \times 10^{-3}}{1 \times 10^{-6}}$$

$$= 200 \text{ Pulses}$$

Decimal Value for Counter A

$$16 \overline{) 200} \quad (12$$

$$\underline{16}$$

$$40$$

$$\underline{32}$$

$$8$$

for 8th clock Pulses
(0-7)

decimal value = 7

Decimal value for Counter B

$$\text{Pulses} = 200 - 12$$

$$= 188$$

and change occurred at 16 Pulses

$$16 \overline{) 188}$$

$$\begin{array}{r} 16 \\ \underline{28} \\ 16 \\ \underline{12} \\ \hline \end{array}$$

$$\text{Decimal Value} = 3$$

③ After 12 cycles of A, B will be changed then

$$\text{clock} = \frac{F_{clk}}{12}$$

$$= \frac{1 \text{ MHz}}{12}$$

$$\text{Freq. of } B_0 = \frac{1 \times 10^6}{12 \times 8}$$

$$= \frac{10^6}{96}$$

$$= 10416.66$$

$$Q_3 \Rightarrow B_3$$

$$\frac{Q_3}{2} \Rightarrow B_2$$

$$\frac{Q_3}{4} \Rightarrow B_1$$

$$\frac{Q_3}{8} \Rightarrow B_0$$