



Assignment:

- Given 2 counters, "counter A" being an asynchronous up counter and "counter B" is an asynchronous down counter and $T=0, 0000$ & 1111 are loaded respectively. Given clock frequency is 1 MHz .


1. complete the design such that counter B decrements by one value each time when decimal "12" appears at o/p of counter A (A_0 is being LSB).



Hence the down counter triggers when up counter counts '12' i.e. when up counter has value 1100. i.e., when $A_3 A_2 A_1 A_0 = 1100$ the o/p should be '1' so that it triggers down counter.



The combinational logic used between two counters is



2. What is the decimal value at outputs of both counters

A & B at $T = 0.2$ mill seconds?

Given,

clock frequency, $F = 1 \text{ MHz}$

Time period of one clock pulse is

$$T = \frac{1}{F}$$

$$= \frac{1}{10^6} \text{ sec}$$

$$T = 1 \mu\text{sec}$$

We need to find counter value at 0.2 msec i.e.


$$0.2 \times 10^3 \mu\text{sec} = 200 \mu\text{sec}$$

We know that, for an up counter to count from 0000 to 1111 we need 16 clock pulses.

hence, $16 \mid 200 \rightarrow 12$ Total complete cycles that count from zero to 15.

$$\frac{200}{16} = 12.5$$

remaining clock pulses.



→ Hence, the output of the up counter at 0.2 msec i.e. at 200ns is '011' i.e. 7.

→ Now, the down counter triggers '12' times as the up counter counts value '12' twelve times. Hence, the down counter counts down '12' values from '1111'.

$$\text{So, } 15 - 12 = 3.$$

So, the down counter has value of '3'.

So, finally the upcounter has the value of '0111' and down counter contains the value of '0011'.

3. What is the frequency of B_0 with respect to CLK (1 MHz)?

Given, clock frequency = 1 MHz

$$\text{For LSB } (B_0) = F/2$$

$$= \frac{1 \text{ MHz}}{2}$$

$$= 0.5 \text{ MHz}$$

$$B_0 = 0.5 \text{ MHz}$$

