

Run

Save

Copy

New support email is [supp@edaplayground.com](#)

KnowHow

WEBINARS

FREE WEBINAR - JANUARY 17

Signal Integrity PCB Vias and Remedies

REGISTER NOW

?

Playgrounds

Profile

testbench.sv

```

1 // Code your testbench here
2 // or browse Examples
3 module tb();
4   reg clk,rst;
5   wire [2:0]count;
6   mod_7counter c1(clk,rst,count);
7   initial begin
8     clk = 0;
9     forever #5 clk = ~clk;
10  end
11  initial begin
12    rst = 0;
13    #5 rst = 1;
14    #5 rst = 0;
15    #200 $finish;
16  end
17  initial
18    $monitor("time=%0d rst=%d clk=%b count=%b", $time,rst,clk,count);
19  initial begin
20    $dumpfile("dump.vcd");
21    $dumpvars;
22  end
23 endmodule

```

design.sv

SV/Verilog Design

```

1 // Code your design here
2 module mod_7counter (clk,rst,count);
3   input clk,rst;
4   output reg [2:0]count;
5   always@(posedge clk) begin
6     if(rst == 1 || count == 6)
7       count <= 0;
8     else
9       count <= count + 1;
10  end
11 endmodule
12

```

EDA playground

Run

Save

Copy

New support email is [supp@edaplayground.com](#)

KnowHow

WEBINARS

FREE WEBINAR - JANUARY 17

Signal Integrity PCB Vias and Remedies

REGISTER NOW

?

Playgrounds

Profile

Brought to you by [DOULOS](#)

testbench.sv

design.sv

Log Share

[2024-01-21 14:11:41 UTC] i verilog "-wall" "-g2012" design.sv testbench.sv && unbuffer vvp a.out

VCD info: dumpfile dump.vcd opened for output.

time=0 rst=0 clk=0 count=xxx

time=5 rst=1 clk=1 count=000

time=10 rst=0 clk=0 count=000

time=15 rst=0 clk=1 count=001

time=20 rst=0 clk=0 count=001

time=25 rst=0 clk=1 count=010

time=30 rst=0 clk=0 count=010

time=35 rst=0 clk=1 count=011

time=40 rst=0 clk=0 count=011

time=45 rst=0 clk=1 count=100

time=50 rst=0 clk=0 count=100

time=55 rst=0 clk=1 count=101

time=60 rst=0 clk=0 count=101

time=65 rst=0 clk=1 count=110

time=70 rst=0 clk=0 count=110

time=75 rst=0 clk=1 count=000

time=80 rst=0 clk=0 count=000

time=85 rst=0 clk=1 count=001

time=90 rst=0 clk=0 count=001

time=95 rst=0 clk=1 count=010

time=100 rst=0 clk=0 count=010

time=105 rst=0 clk=1 count=011

time=110 rst=0 clk=0 count=011

time=115 rst=0 clk=1 count=100

Tools & Simulators

Icarus Verilog 0.10.0 11/23/14

Compile Options

-Wall -g2012

Run Options

Run Options

☐ Open EPWave after run
 ☐ Show output file after run

Output File Name

Output Filename

☒ Download files after run

Examples

Community

Collaborate

Forum

Follow @edaplayground

206

EDA playground

Run

Save

Copy

New support email is [supp@edaplayground.com](#)

KnowHow

WEBINARS

FREE WEBINAR - JANUARY 17

Signal Integrity PCB Vias and Remedies

REGISTER NOW

?

Playgrounds

Profile

EPWave

From: 0s To: 210s

Get Signals Radix Q 100%

clk

count[2:0]

rst

clk

count[2:0]

rst

Note: To revert to EPWave opening in a new browser window, set that option on your user page.