```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity min bit value is
   generic (
       N : positive := 8; -- Set the number of bits for the input
values
        W : positive := 4 -- Set the number of bits for the
multiplier
   );
   port (
        clk: in std logic;
        reset : in std logic;
        x in : in std logic vector(N-1 downto 0);
        wp : in std logic vector(W-1 downto 0);
        y out : out std logic vector(N-1 downto 0)
   );
end entity min bit value;
architecture rtl of min bit value is
   signal product : signed(N+W-1 downto 0);
   signal sum : signed(N+W downto 0) := (others => '0');
   signal min value : signed(N-1 downto 0) := (others => '1');
   signal i : natural range 0 to N-1 := 0;
begin
   process (clk, reset)
   begin
        if reset = '1' then
            sum <= (others => '0');
            min_value <= (others => '1');
            i <= 0;
        elsif rising edge(clk) then
            -- Compute the product
            product <= signed(x in) * signed(wp);</pre>
            -- Accumulate the sum
```

```
sum <= sum + product;

-- Update the minimum value
    if product(N-1 downto 0) < min_value then
        min_value <= product(N-1 downto 0);
    end if;

-- Increment the index
    i <= i + 1;
    if i = N-1 then
        i <= 0;
        end if;
    end if;
    end process;

-- Output the minimum value
    y_out <= std_logic_vector(min_value);
end architecture rtl;</pre>
```