```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity min bit value is
   generic (
        N : positive := 8 -- Set the number of bits for the input
values
   );
   port (
        clk: in std logic;
        reset : in std logic;
        x in : in std logic vector(N-1 downto 0);
        y out : out std logic vector(N-1 downto 0)
    );
end entity;
architecture rtl of min bit value is
    signal sum : signed(N downto 0) := (others => '0');
    signal min value : signed(N-1 downto 0) := (others => '1');
    signal i : natural range 0 to N-1 := 0;
begin
   process (clk, reset)
   begin
        if reset = '1' then
            sum <= (others => '0');
            min value <= (others => '1');
            i <= 0;
        elsif rising edge(clk) then
            -- Accumulate the sum
            sum <= sum + signed(x in);</pre>
            -- Update the minimum value
            if signed(x in) < min value then
                min value <= signed(x in);
            end if;
```