

		1	ISC-V	Reference l	Data	RV64M Multiply Extensi			
			GER INSTRUCTIONS, in al					NAME	DESCRIPTION (in
MNEMO				DESCRIPTION (in Verilog)	NOTE	mul, mulw		MULtiply (Word)	R[rd] = (R[rs1] * R[rs
add, addw			ADD (Word)	R[rd] = R[rs1] + R[rs2]	1)	mulh mulhu		MULtiply High	R[rd] = (R[rs1] * R[rs
addi,add	diw	I	ADD Immediate (Word)	R[rd] = R[rs1] + imm	1)	mulhu mulhsu	R		R[rd] = (R[rs1] * R[rs
and		R	AND	R[rd] = R[rs1] & R[rs2]	,	div, divw	R R	MULtiply upper Half Sign/Uns DIVide (Word)	R[rd] = (R[rs1] + R[rs] R[rd] = (R[rs1] / R[rs]
andi		I	AND Immediate	R[rd] = R[rs1] & imm		divu		DIVide Unsigned	R[rd] = (R[rs1] / R[rs])
auipc		U	Add Upper Immediate to PC	$R[rd] = PC + \{imm, 12'b0\}$		rem, remw	R	REMainder (Word)	R[rd] = (R[rs1] % R[r]
beq		SB	Branch EQual	if(R[rs1]==R[rs2)		remu, remuw	R	REMainder Unsigned	R[rd] = (R[rs1] % R[r
				PC=PC+{imm,1b'0}				(Word)	refred (refres) reselv
bge		SB	Branch Greater than or Equal			RV64F and RV64D Float			
bgeu		SB	Branch ≥ Unsigned	PC=PC+{imm,1b'0} if(R[rs1]>=R[rs2)	2)	fld, flw		Load (Word)	F[rd] = M[R[rs1] + imr
bgeu		зь	Dianen ≥ Olisigned	PC=PC+{imm,1b'0}	2)	fsd,fsw fadd.s,fadd.d	S	Store (Word) ADD	M[R[rs1]+imm] = F[r
blt		SB	Branch Less Than	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td></td><td>fsub.s,fsub.d</td><td>R</td><td>SUBtract</td><td>F[rd] = F[rs1] + F[rs2]$F[rd] = F[rs1] - F[rs2]$</td></r[rs2)>		fsub.s,fsub.d	R	SUBtract	F[rd] = F[rs1] + F[rs2] $F[rd] = F[rs1] - F[rs2]$
bltu			Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}</td"><td>2)</td><td>fmul.s,fmul.d</td><td>R R</td><td>MULtiply</td><td>F[rd] = F[rs1] - F[rs2] F[rd] = F[rs1] * F[rs2]</td></r[rs2)>	2)	fmul.s,fmul.d	R R	MULtiply	F[rd] = F[rs1] - F[rs2] F[rd] = F[rs1] * F[rs2]
bne		SB	Branch Not Equal	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}	,	fdiv.s,fdiv.d		DIVide	F[rd] = F[rs1] / F[rs2] $F[rd] = F[rs1] / F[rs2]$
csrrc		I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim R[rs1]$		fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] = sqrt(F[rs1])
csrrci		I	Cont./Stat.RegRead&Clear	$R[rd] = CSR;CSR = CSR \& \sim imm$		fmadd.s, fmadd.d	R	Multiply-ADD	F[rd] = F[rs1] * F[rs2]
			Imm			fmsub.s, fmsub.d		Multiply-SUBtract	F[rd] = F[rs1] * F[rs2]
csrrs		I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR \mid R[rs1]$		fnmadd.s,fnmadd.d			F[rd] = -(F[rs1] * F[rs1]
csrrsi		I	Cont./Stat.RegRead&Set	$R[rd] = CSR; CSR = CSR \mid imm$		fnmsub.s,fnmsub.d	R	Negative Multiply-SUBtract	
csrrw		ī	Imm	DF 11 - CCD CCD - DF 11		fsgnj.s,fsgnj.d	R	SiGN source	$F[rd] = \{ F[rs2] < 63 >,$
csrrwi		I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fsgnjn.s,fsgnjn.d	R	Negative SiGN source	$F[rd] = \{ (\sim F[rs2] < 63) \}$
		-	Cont./Stat.Reg Read&Write Imm	R[rd] = CSR; CSR = imm		fsgnjx.s,fsgnjx.d	R	Xor SiGN source	F[rd] = {F[rs2]<63>^ F[rs1]<62:0>}
ebreak		I	Environment BREAK	Transfer control to debugger		fmin.s,fmin.d	R	MINimum	F[rd] = (F[rs1] < F[rs]
ecall		I	Environment CALL	Transfer control to operating system		fmax.s,fmax.d		MAXimum	F[rd] = (F[rs1] > F[rs])
fence		I	Synch thread	Synchronizes threads		feq.s,feq.d		Compare Float EQual	R[rd] = (F[rs1] == F[rs1] == F[rs1
fence.i		Ι	Synch Instr & Data	Synchronizes writes to instruction stream		flt.s,flt.d	R	Compare Float Less Than	R[rd] = (F[rs1] < F[rs2]
jal		UJ	Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$		fle.s,fle.d	R	Compare Float Less than or =	$R[rd] = (F[rs1] \le F[rs1] \le F$
ialr		I	Jump & Link Register	R[rd] = PC+4; PC = R[rs1]+imm	3)	fclass.s,fclass.d	R	Classify Type	R[rd] = class(F[rs1])
1b		I	Load Byte	R[rd] =	4)	fmv.s.x,fmv.d.x	R	Move from Integer	F[rd] = R[rs1]
		•	Loud Dyte	{56'bM[](7),M[R[rs1]+imm](7:0)}	-1)	fmv.x.s,fmv.x.d	R	Move to Integer	R[rd] = F[rs1]
lbu		I	Load Byte Unsigned	$R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$		fcvt.s.d	R	Convert to SP from DP	F[rd] = single(F[rs1])
ld		I	Load Doubleword	R[rd] = M[R[rs1] + imm](63:0)		fcvt.d.s	R	Convert to DP from SP	F[rd] = double(F[rs1])
lh		I	Load Halfword	R[rd] =	4)	fcvt.s.w,fcvt.d.w			F[rd] = float(R[rs1](3))
				{48'bM[](15),M[R[rs1]+imm](15:0)}		fcvt.s.l,fcvt.d.l			F[rd] = float(R[rs1](6)
lhu		I	Load Halfword Unsigned	$R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$		fcvt.s.wu,fcvt.d.wu	R	Convert from 32b Int Unsigned	F[rd] = float(R[rs1](3))
lui lw		U I	Load Upper Immediate Load Word	R[rd] = {32b'imm<31>, imm, 12'b0} R[rd] =	4)	fcvt.s.lu,fcvt.d.lu	R	Convert from 64b Int Unsigned	F[rd] = float(R[rs1](6))
				{32'bM[](31),M[R[rs1]+imm](31:0)}	,	fcvt.w.s,fcvt.w.d	R	Convert to 32b Integer	R[rd](31:0) = integer(
lwu		I	Load Word Unsigned	$R[rd] = \{32'b0, M[R[rs1] + imm](31:0)\}$		fcvt.l.s,fcvt.l.d	R	Convert to 64b Integer	R[rd](63:0) = integer(
or			OR	$R[rd] = R[rs1] \mid R[rs2]$		fcvt.wu.s,fcvt.wu.d	R	Convert to 32b Int Unsigned	R[rd](31:0) = integer(
ori		I	OR Immediate	$R[rd] = R[rs1] \mid imm$		fcvt.lu.s,fcvt.lu.d	R	Convert to 64b Int Unsigned	R[rd](63:0) = integer(
sb		S	Store Byte	M[R[rs1]+imm](7:0) = R[rs2](7:0)		RV64A Atomtic Extension			
sd		S	Store Doubleword	M[R[rs1]+imm](63:0) = R[rs2](63:0)		amoadd.w,amoadd.d	R	ADD	R[rd] = M[R[rs1]],
sh		S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)		amoand.w,amoand.d	R	AND	M[R[rs1]] = M[R[rs1] $R[rd] = M[R[rs1]],$
sll,sllw		R	Shift Left (Word)	R[rd] = R[rs1] << R[rs2]	1)				M[R[rs1]] = M[R[rs1]
slli,sll	Liw	I		R[rd] = R[rs1] << imm	1)	amomax.w,amomax.d	R	MAXimum	R[rd] = M[R[rs1]], if $(R[rs2] > M[R[rs1]])$
slt		R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0		amomaxu.w,amomaxu.d	R	MAXimum Unsigned	R[rd] = M[R[rs1]],
siti		I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0	2)		_		1f(R[rs2] > M[R[rs1]])
sitiu		I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)	amomin.w,amomin.d	R	MINimum	R[rd] = M[R[rs1]], if $(R[rs2] < M[R[rs1]])$
sra,sraw		R R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)	amominu.w,amominu.d	R	MINimum Unsigned	R[rd] = M[R[rs1]],
srai,sraw		I	Shift Right Arithmetic (Word) Shift Right Arith Imm (Word)		1,5) 1,5)			OP	if(R[rs2] < M[R[rs1]])
srl.srlw		R	Shift Right (Word)	$R[rd] = R[rs1] \gg mm$ $R[rd] = R[rs1] \gg R[rs2]$	1,5)	amoor.w,amoor.d	R	OR	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]
srli,srl		I		$R[rd] = R[rs1] \gg R[rs2]$ $R[rd] = R[rs1] \gg imm$	1)	amoswap.w,amoswap.d		SWAP	R[rd] = M[R[rs1]], M
sub, subw			SUBtract (Word)	R[rd] = R[rs1] - R[rs2] $R[rd] = R[rs1] - R[rs2]$	1)	amoxor.w,amoxor.d	R	XOR	R[rd] = M[R[rs1]],
sw sw		S	Store Word	M[R[rs1] + imm](31:0) = R[rs2](31:0)	1)	lr.w,lr.d	R	Load Reserved	M[R[rs1]] = M[R[rs1] $R[rd] = M[R[rs1]],$
xor			XOR	$R[rd] = R[rs1] \land R[rs2]$					reservation on M[R[rs
xori			XOR Immediate	$R[rd] = R[rs1] \wedge imm$		sc.w,sc.d	R	Store Conditional	if reserved, M[R[rs1]]
Notes: 1)	The l			ghtmost 32 bits of a 64-bit registers					R[rd] = 0; else $R[rd] =$
			assumes unsigned integers (in			CORE INSTRUCTION	N F	ORMATS	
3)			significant bit of the branch ad					CAMPICALO	

Operation assumes unsigned integers (instead of 2's complement)
 The least significant bit of the branch address in Jair is set to 0
 (signed) Load instructions extend the sign bit of data to fill the 64-bit register
 Replicates the sign bit to fill in the leftmost bits of the result during right shift
 Multiply with one operand signed and one unsigned
 The Single version does a single-precision operation using the rightmost 32 bits of a 64-bit F register
 Classification using the rightmost 32 bits of a 64-bit parties at 10 bit most a language.

bil F register

8. Classify writes a 10-bit mask to show which properties are true (e.g., -inf, -0,+0, +inf, denorm, ...)


9. Atomic memory operation; nothing else can interpose itself between the read and the write of the memory location

The immediate field is sign-extended in RISC-V

RV64M Multiply Extens	sion			
MNEMONIC		NAME	DESCRIPTION (in Verilog)	NOTE
mul, mulw	R	MULtiply (Word)	R[rd] = (R[rs1] * R[rs2])(63:0)	1)
mulh	R	MULtiply High	R[rd] = (R[rs1] * R[rs2])(127:64)	
mulhu	R	MULtiply High Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	2)
mulhsu	R	MULtiply upper Half Sign/Uns	R[rd] = (R[rs1] * R[rs2])(127:64)	6)
div,divw	R	DIVide (Word)	R[rd] = (R[rs1] / R[rs2])	1)
divu	R	DIVide Unsigned	R[rd] = (R[rs1] / R[rs2])	2)
rem, remw	R	REMainder (Word)	R[rd] = (R[rs1] % R[rs2])	1)
remu, remuw	R	REMainder Unsigned (Word)	R[rd] = (R[rs1] % R[rs2])	1,2)
RV64F and RV64D Floa	ting-	,		
fld, flw	I	Load (Word)	F[rd] = M[R[rs1] + imm]	1)
fsd, fsw	S	Store (Word)	M[R[rs1]+imm] = F[rd]	1)
fadd.s,fadd.d	R	ADD	F[rd] = F[rs1] + F[rs2]	7)
fsub.s,fsub.d	R	SUBtract	F[rd] = F[rs1] - F[rs2]	7)
fmul.s,fmul.d	R	MULtiply	F[rd] = F[rs1] * F[rs2]	7)
fdiv.s,fdiv.d	R	DIVide	F[rd] = F[rs1] / F[rs2]	7)
fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] = sqrt(F[rs1])	7)
fmadd.s,fmadd.d	R	Multiply-ADD	F[rd] = F[rs1] * F[rs2] + F[rs3]	7)
fmsub.s,fmsub.d	R	Multiply-SUBtract	F[rd] = F[rs1] * F[rs2] - F[rs3]	7)
fnmadd.s,fnmadd.d	R	Negative Multiply-ADD	F[rd] = -(F[rs1] * F[rs2] + F[rs3])	7)
fnmsub.s,fnmsub.d	R	Negative Multiply-SUBtract	F[rd] = -(F[rs1] * F[rs2] - F[rs3])	7)
fsgnj.s,fsgnj.d	R	SiGN source	F[rd] = { F[rs2]<63>,F[rs1]<62:0>}	7)
fsgnjn.s,fsgnjn.d	R	Negative SiGN source	$F[rd] = \{ (\sim F[rs2] < 63 >), F[rs1] < 62:0 > \}$	7)
fsgnjx.s,fsgnjx.d	R	Xor SiGN source	$F[rd] = {F[rs2] < 63 > ^F[rs1] < 63 >, F[rs1] < 62:0 >}$	7)
fmin.s,fmin.d	R	MINimum	$F[rd] = (F[rs1] \le F[rs2]) ? F[rs1] : F[rs2]$	7)
fmax.s,fmax.d	R	MAXimum	F[rd] = (F[rs1] > F[rs2]) ? F[rs1] : F[rs2]	7)
feq.s,feq.d	R	Compare Float EQual	R[rd] = (F[rs1] == F[rs2]) ? 1 : 0	7)
flt.s,flt.d	R	Compare Float Less Than	R[rd] = (F[rs1] < F[rs2]) ? 1 : 0	7)
fle.s,fle.d	R	Compare Float Less than or =	$R[rd] = (F[rs1] \le F[rs2]) ? 1 : 0$	7)
fclass.s,fclass.d	R	Classify Type	R[rd] = class(F[rs1])	7,8)
fmv.s.x,fmv.d.x	R	Move from Integer	F[rd] = R[rs1]	7)
fmv.x.s,fmv.x.d	R	Move to Integer	R[rd] = F[rs1]	7)
fcvt.s.d	R	Convert to SP from DP	F[rd] = single(F[rs1])	
fcvt.d.s	R	Convert to DP from SP	F[rd] = double(F[rs1])	
fcvt.s.w,fcvt.d.w	R	Convert from 32b Integer	F[rd] = float(R[rs1](31:0))	7)
fcvt.s.l,fcvt.d.l	R	Convert from 64b Integer	F[rd] = float(R[rs1](63:0))	7)
fcvt.s.wu, fcvt.d.wu	R	Convert from 32b Int Unsigned	F[rd] = float(R[rs1](31:0))	2,7)
fcvt.s.lu,fcvt.d.lu	R	Convert from 64b Int Unsigned	F[rd] = float(R[rs1](63:0))	2,7)
fcvt.w.s,fcvt.w.d	R	Convert to 32b Integer	R[rd](31:0) = integer(F[rs1])	7)
fcvt.l.s,fcvt.l.d	R	Convert to 64b Integer	R[rd](63:0) = integer(F[rs1])	7)
fcvt.wu.s,fcvt.wu.d			R[rd](31:0) = integer(F[rs1])	2,7)
fcvt.lu.s,fcvt.lu.d	R	Convert to 64b Int Unsigned	R[rd](63:0) = integer(F[rs1])	2,7)
RV64A Atomtic Extensi		I DD	Dr. D. Mark. (1)	
amoadd.w,amoadd.d amoand.w,amoand.d	R R	ADD AND	R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] + R[rs2] R[rd] = M[R[rs1]],	9) 9)
amomax.w,amomax.d	R	MAXimum	M[R[rs1]] = M[R[rs1]] & R[rs2] R[rd] = M[R[rs1]],	9)
amomaxu.w,amomaxu.d	R	MAXimum Unsigned	if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]],	2,9)
		MINimum	if (R[rs2] > M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]],	9)
amomin.w,amomin.d	R	Wiiiviiiidiii		
	R R	MINimum Unsigned	if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]],	2,9)
amominu.w,amominu.d			$\begin{split} & \text{if } (R[rs2] \leq M[R[rs1]]) \ M[R[rs1]] = R[rs2] \\ & R[rd] = M[R[rs1]], \\ & \text{if } (R[rs2] \leq M[R[rs1]]) \ M[R[rs1]] = R[rs2] \\ & R[rd] = M[R[rs1]], \end{split}$	2,9) 9)
amoor.w,amoor.d	R	MINimum Unsigned	if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]], if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] R[rs2]	9)
amominu.w,amominu.d amoor.w,amoor.d amoswap.w,amoswap.d	R R	MINimum Unsigned OR	$\begin{split} & \text{if } (R[rs2] \leq M[R[rs1]]) \ M[R[rs1]] = R[rs2] \\ & R[rd] = M[R[rs1]], \\ & \text{if } (R[rs2] \leq M[R[rs1]]) \ M[R[rs1]] = R[rs2] \\ & R[rd] = M[R[rs1]], \end{split}$	
amoon.w,amoon.d amoor.w,amoon.d amoswap.w,amoswap.d amoxor.w,amoxor.d	R R R	MINimum Unsigned OR SWAP XOR	if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]], if (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2] R[rd] = M[R[rs1]], M[R[rs1]] = M[R[rs1]], M[R[rs1]] = M[R[rs1]]	9)
amomin.w,amomin.d amominu.w,amominu.d amoor.w,amoor.d amoswap.w,amoswap.d amoxor.w,amoxor.d lr.w,lr.d	R R R	MINimum Unsigned OR SWAP	$\begin{split} & \text{if } (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] \\ R[rd] = M[R[rs1]], \\ & \text{if } (R[rs2] < M[R[rs1]]) M[R[rs1]] = R[rs2] \\ R[rd] = M[R[rs1]], \\ & \text{M}[R[rs1]] = M[R[rs1]] R[rs2] \\ R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2] \\ R[rd] = M[R[rs1]], M[R[rs1]] = R[rs2] \\ R[rd] = M[R[rs1]], \end{split}$	9)

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7		rs2		rs1		funct3		rd		Opcode			
I	imm[11:0]			rs1		funct3		rd		Opco	ode			
S	imm[11:5]		rs	s2	rs1 ft		fun	ct3	imm[4:0]		opco	de		
SB	imm[12 10:5]			rs2			s1	fun	funct3 in		1 11]	opco	de	
U	imm[31:12]										rc	l	opco	de
UJ	imm[20 10:1 11 19						12]				rc	l	opco	de



(





2



PSEUDO INSTRUCTIONS

			Ų.
MNEMONIC	NAME	DESCRIPTION	USES
beqz	Branch = zero	if(R[rs1]==0) PC=PC+{imm,1b'0}	beq
bnez	Branch ≠ zero	if(R[rs1]!=0) PC=PC+{imm,1b'0}	bne
fabs.s,fabs.d	Absolute Value	F[rd] = (F[rs1] < 0) ? -F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move	F[rd] = F[rs1]	fsgnj
fneg.s,fneg.d	FP negate	F[rd] = -F[rs1]	fsgnjn
j	Jump	$PC = \{imm, 1b'0\}$	jal
jr	Jump register	PC = R[rs1]	jalr
la	Load address	R[rd] = address	auipc
li	Load imm	R[rd] = imm	addi
mv	Move	R[rd] = R[rs1]	addi
neg	Negate	R[rd] = -R[rs1]	sub
nop	No operation	R[0] = R[0]	addi
not	Not	$R[rd] = \sim R[rs1]$	xori
ret	Return	PC = R[1]	jalr
seqz	Set = zero	R[rd] = (R[rs1] == 0) ? 1 : 0	sltiu
snez	Set ≠ zero	R[rd] = (R[rs1]! = 0) ? 1 : 0	sltu

OPCODES IN NUMERICAL ORDER BY OPCODE


OPCODES IN	OPCODES IN NUMERICAL ORDER BY OPCODE										
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL						
lb	I	0000011	000		03/0						
1h	I	0000011	001		03/1						
lw	I	0000011	010		03/2						
ld	I	0000011	011		03/3						
lbu	I	0000011	100		03/4						
lhu	I	0000011	101		03/5						
lwu	I	0000011	110		03/6						
fence	I	0001111	000		0F/0						
fence.i	I	0001111	001		0F/1						
addi	I	0010011	000		13/0						
slli	I	0010011	001	0000000	13/1/00						
slti	Ī	0010011	010		13/2						
sltiu	Ī	0010011	011		13/3						
xori	Ĭ	0010011	100		13/4						
srli	I	0010011	101	0000000	13/5/00						
srai	I	0010011	101	0100000	13/5/20						
ori	Ĭ	0010011	110		13/6						
andi	Ì	0010011	111		13/7						
auipc	Û	0010111			17						
addiw	Ĭ	0011011	000		1B/0						
slliw	Î	0011011	001	0000000	1B/1/00						
srliw	Î	0011011	101	0000000	1B/5/00						
sraiw	İ	0011011	101	0100000	1B/5/20						
sb	s	0100011	000		23/0						
sh	S	0100011	001		23/1						
SW	s	0100011	010		23/2						
sd	S	0100011	011		23/3						
add	R	0110011	000	0000000	33/0/00						
sub	R	0110011	000	0100000	33/0/20						
sll	R	0110011	001	0000000	33/1/00						
slt	R	0110011	010	0000000	33/2/00						
sltu	R	0110011	011	0000000	33/3/00						
xor	R	0110011	100	0000000	33/4/00						
srl	R	0110011	101	0000000	33/5/00						
sra	R	0110011	101	0100000	33/5/20						
or	R	0110011	110	0000000	33/6/00						
and	R	0110011	111	0000000	33/7/00						
lui	U	0110011		000000	37						
addw	R	01110111	000	0000000	3B/0/00						
subw	R	0111011	000	0100000	3B/0/20						
sllw	R	0111011	001	0000000	3B/1/00						
srlw	R	0111011	101	0000000	3B/5/00						
sraw	R	0111011	101	0100000	3B/5/20						
bea	SB	1100011	000	020000	63/0						
bne	SB	1100011	001		63/1						
blt	SB	1100011	100		63/4						
bge	SB	1100011	101		63/5						
bltu	SB	1100011	110		63/6						
bgeu	SB	1100011	111		63/7						
jalr	I	1100011	000		67/0						
ial	ÚJ	1101111	000		6F						
ecall	I	1110011	000	000000000000	73/0/000						
ebreak	Ï	1110011	000	000000000000000000000000000000000000000	73/0/000						
CSRRW	I	1110011	000	0000000000	73/0/001						
CSRRS	I	1110011	010		73/2						
CSRRC	I	1110011	011		73/3						
CSRRWI	I	1110011	101		73/5						
CSRRSI	I	1110011	110		73/6						
CSRRCI	I I	1110011	111		73/7						
COULCT	1	TITOUTT	TIT		13/1						

REGISTER NAME, USE, CALLING CONVENTION

REGISTER	NAME	USE	SAV
x0	zero	The constant value 0	N.A
x1	ra	Return address	Call
x2	sp	Stack pointer	Call
×3	gp	Global pointer	
x4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Call
x8	s0/fp	Saved register/Frame pointer	Call
x9	s1	Saved register	Call
x10-x11	a0-a1	Function arguments/Return values	Call
x12-x17	a2-a7	Function arguments	Call
x18-x27	s2-s11	Saved registers	Call
x28-x31	t3-t6	Temporaries	Call
f0-f7	ft0-ft7	FP Temporaries	Call
f8-f9	fs0-fs1	FP Saved registers	Call
f10-f11	fa0-fa1	FP Function arguments/Return values	Call
f12-f17	fa2-fa7	FP Function arguments	Call
f18-f27	fs2-fs11	FP Saved registers	Call
f28-f31	ft8-ft11	R[rd] = R[rs1] + R[rs2]	Call

IEEE 754 FLOATING-POINT STANDARD
(-1)⁵ × (1 + Fraction) × 2^(Exponent-Bias)
where Half-Precision Bias = 15, Single-Precision Bias = 127,
Double-Precision Bias = 1023, Quad-Precision Bias = 16383
IEEE Half-, Single-, Double-, and Quad-Precision Formats:

	S	Ex	ponent	Fra	ction					
	15	14	10	9		0		_		
	S		Exponent				Fraction			
ľ	31	30		23	22			0		_
	S		Expone	nt			Fraction			
	63	62			52	51		_	0	
	S		Exp	onen	t		Fraction			
	127	126				112	111		0	



SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 ³	Kilo-	K	210	Kibi-	Ki
10 ⁶	Mega-	M	220	Mebi-	Mi
109	Giga-	G	230	Gibi-	Gi
1012	Tera-	T	2 ⁴⁰	Tebi-	Ti
1015	Peta-	P	250	Pebi-	Pi
1018	Exa-	E	2 ⁶⁰	Exbi-	Ei
1021	Zetta-	Z	270	Zebi-	Zi
1024	Yotta-	Y	2 ⁸⁰	Yobi-	Yi
10-3	milli-	m	10 ⁻¹⁵	femto-	f
10-6	micro-	μ	10-18	atto-	a
10.9	nano-	n	10-21	zepto-	z
10-12	pico-	р	10-24	yocto-	у

