Charitha Pieris
BSCP|CS|62|114

Computer Systems

Week 3 Assessment Tasks
SIT111 - Task 3.1P

By the knowledge of AND, OR, NOT, XOR and HalfAdder gates I used 2 HalfAdders to construct the FullAdder
This FullAdder takes 3 inputs (A,B,C in) and gives 2 outputs as some and carry (S,C)

This is the rough diagram (logic circuit) of my FullAdder and the Truth Table



a	b	c	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1