

Advanced SOC Design Lab 4 – Caravel-FSIC FPGA

(teamwork)

Jiin Lai



Outline

- Introduction of the Lab
- Lab 4-1 Caravel-FSIC FPGA Simulation
- Lab 4-2 Caravel-FSIC FPGA Validation
- Lab 4-3 Requirement





Introduction of the Lab



Objectives (Caravel+FSIC FPGA System)

- Target goal
 - Implement complete Caravel-FSIC, FPGA-FSIC and HLS-DMA
 - Use for Caravel Chip pre-tapeout validation
- Implementation
 - Replicate and study the Github implementation
 - Caravel-FSIC FPGA Simulation
 - Caravel-FSIC FPGA Validation
 - Integrate FIR design into user project
 - Add User-DMA for FIR in FPGA
 - System validation with Python




Lab Material

- PPT:
 - https://docs.google.com/presentation/d/1Fl_k2uk0jcEVM41cUaz2nSBOg_9lrjip/edit#slide=id.p1
- Video:
 - https://www.youtube.com/watch?v=xC7MUxudTwg
- Github:
 - https://github.com/bol-edu/fsic_fpga/tree/main
- UserDMA Reference:
 - https://github.com/JoshSu0/fsic_fpga/tree/fsic-231107/vivado/vitis_prj/hls_userdma




System Overview (Old system of lab5 in SoC Design)






System Overview (The lab4 – fsic-fpga)






System Architecture Test Level


- IP design simulation
 - fsic_fpga/rtl/user/testbench/tb_fsic.v (lab1)



- Caravel soc simulation
 - ./testbench/fsic/fsic tb.v



- System simulation by vivado
 - ./vivado/fsic_tb.sv








Lab 4-1 Caravel-FSIC FPGA Simulation



Lab4-1. Introduction






AXI Verification IP (VIP)


• AXI Verification IP (VIP) core is developed to support the simulation of customer designed AXI-based IP

• Reference: https://docs.amd.com/r/en-US/pg267-axi-vip/Introduction





Caravel-FSIC FPGA Simulation Block Design





Block Design

ps_axi

- PS side request forwarding
- DMA request forwarding
- For simulation or FPGA
- User dma stream in \ out
 - If user design need transaction to user DMA
- IA dma
 - Used one configuration cycle by PS side to config la DMA interface
- s_axi(slave axi)
 - Target is remote side or internal AXIL_AXIS module
 - If we need to send cycle from PS side to caravel side, it will go trough AXIL_AXIS to AXIS_SW to IO_SERDES to mprj out that to pass cycle to the caravel side
- MPRJ_IN/OUT
 - The interface for IO_SERDES connect to caravel

- LADMA_MM
 - LA_DMA receive request from caravel side, it will flesh to ps side memory by LADMA MM
- PS_AXIL
 - spi interface (qspi_io0_i \ qspi_sck_i \ qspi_ss_i \ qspi io1 o)
 - Board level design for remote control spi rom on the daughter board
 - fw preload to spi rom
- ladma_interrupt
 - Transfer finish will send interrupt
 - Not used, instead by polling mode
- aa_mb_irq
 - The mail box of PS side receive remote side write update
 - Not used, instead by polling mode



Block Design

- axi_vip * 4
 - axi_vip_0
 - PS master cycle generation
 - Config module in the caravel and ps_axi
 - axi_vip_1
 - Memory slave module
 - Receive data from LA in caravel side
 - Flesh to the memory slave module from ps_axi
 - axi_vip_2 \cdot 3
 - To be the user DMA target
 - One is read data pattern, the other one is to write data pattern
- There are two clock
 - proc_clock
 - io_clock
- Block memory
 - Load coe file for RISC-V



Build Flow

- Building Environment
 - Ubuntu 20.04 with Vivado 2022.1
- Simulation Building Steps
 - git clone https://github.com/bol-edu/fsic_fpga
 - cd fsic_fpga
 - cd vivado
 - ./run_vivado_fsic_sim
 - Tcl file: vvd_caravel_fpga_fsic_sim.tcl
 - Coe file: fsic.coe
- Waveform review
 - ./open_wave
- Open built Vivado Project by Vivado GUI
 - File->Open->Project
 - Target Project file: fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.xpr




Firmware Code Explained

- main()@/fsic_fpga/testbench/fsic/fsic.c
- Major behaviors
 - mprj_io configuration
 - [37]: signal for talking between SoC and PS
 - [36]: io_seders IO_CLK
 - [35]: io seders TXC
 - [34:22]: io_seders TXD
 - [21]: io seders RXC
 - [20:8] io seders RXD
 - Simple FSIC module read/write test
 - Indication to mprj[37]
 - Mailbox write request handling
 - Judgement by value by CC's register
 - 5: PS side request FW to do FSIC mailbox write
 - 6: PS side request FW to do FSIC mailbox write interrupt enable
 - 7: PS side request FW to do FSIC mailbox write value checking
 - 8: PS side request FW to do FSIC mailbox interrupt checking and clear



Testbench code flow -- Initial







Fpga2Soc_CfgRead()


SoC side: Config_Ctrl Implementation Specification

- User Projects (32'h3000_0000~32'h3000_0xxx)
- Logic_Analyzer (32'h3000_1000~32'h3000_1xxx)
- Axis_Axilite (32'h3000_2000~32'h3000_2xxx)
 - Mailbox
- IO Serdes (32'h3000_**3**000~32'h3000_**3**xxx)
- Axis_Switch (32'h3000_4000~32'h3000_4xxx)
- Config Control (32'h3000_5000~32'h3000_5xxx)



FPGA side: Base address








Fpga2Soc_CfgWrite()

Config_Ctrl Implementation Specification

Configuration Control Group: 32'h3000_5000~32'h30000_5FFF

RegisterName	Offset Address	Description
User Project Selction Control	12'h000	User Project Selection Control Register Definition This 5bits register is used for User Project selection The selection mapping is defined as following: [4:0] 5'h0: All disable (Defalut) 5'h1: User Project 0 enabled 5'h2: User Project 1 enabled 5'h2: User Project 2 enabled 5'h1F: User Project 30 enabled [31:5] 27'hxxxxxxxx: Reserved
Reserved	12'h004 ~	Reserved




```
8259258=> Starting Fpga2Soc CfgWrite() test...
8259258=> Fpga2Soc Write testing: SOC CC
8261658=> AXI4LITE WRITE BURST 60005000, value: 0000, resp: 00
8273858=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
8273858=> #00000000, Fpga2Soc Write SOC CC offset 000 = 00000000, PASS
8273858=> Fpga2Soc Read testing: SOC UP
8284458=> AXI4LITE_READ_BURST 600000000, value: 0000, resp: 00
8294458=> Fpga2Soc Read SOC UP offset 000 = 00000000, PASS
8294458=> Fpga2Soc Read testing: SOC UP
8304858=> AXI4LITE READ BURST 60000004, value: 0280, resp: 00
8314858=> Fpga2Soc Read SOC UP offset 004 = 00000280, PASS
8314858=> Fpga2Soc Read testing: SOC UP
8325258=> AXI4LITE READ BURST 60000008, value: 01e0, resp: 00
8335258=> Fpga2Soc Read SOC UP offset 008 = 000001e0, PASS
8335258=> Fpga2Soc Read testing: SOC UP
8345658=> AXI4LITE READ BURST 6000000c, value: 0001, resp: 00
8355658=> Fpga2Soc Read SOC UP offset 00c = 00000001, PASS
8358058=> AXI4LITE_WRITE_BURST 60005000, value: 0001, resp: 00
8370258=> AXI4LITE READ BURST 60005000, value: 0001, resp: 00
8370258=> #00000001, Fpga2Soc Write SOC CC offset 000 = 00000001, PASS
8372858=> AXI4LITE_WRITE_BURST 60005000, value: 0002, resp: 00
8385058=> AXI4LITE READ BURST 60005000, value: 0002, resp: 00
8385058=> #00000002, Fpga2Soc Write SOC CC offset 000 = 00000002, PASS
8387658=> AXI4LITE WRITE BURST 60005000, value: 0003, resp: 00
8399858=> AXI4LITE READ BURST 60005000, value: 0003, resp: 00
8399858=> #00000003, Fpga2Soc Write SOC CC offset 000 = 00000003, PASS
8402458=> AXI4LITE WRITE BURST 60005000, value: 0004, resp: 00
8414658=> AXI4LITE READ BURST 60005000, value: 0004, resp: 00
8414658=> #00000004, Fpga2Soc_Write SOC_CC offset 000 = 00000004, PASS
8414658=> End Fpga2Soc CfgWrite() test...
```



FpgaLocal_CfgRead()





fsic_tb.v .ocalparam SOC UP = 16'h0000;

```
ocalparam SOC LA = 16'h1000;
// Always for Target Selection //
                                                                               ocalparam PL AA MB = 16'h2000;
                                                                               ocalparam PL AA = 16'h2100;
always @ ( posedge axi_clk or negedge axi_reset_n)
                                                                                ocalparam SOC IS = 16'h3000;
begin
                                                                               ocalparam SOC AS = 16'h4000;
   if (!axi reset n)
                                                                               ocalparam SOC CC = 16'h5000;
                                                                               ocalparam PL AS = 16'h6000;
       aa_enable_o <= 1'b0;
                                                                               ocalparam PL IS = 16'h7000:
       as_enable_o <= 1'b0;
                                                                               ocalparam PL_DMA = 16'h8000;
       is enable o <= 1'b0;
                                                                               ocalparam PL UPDMA = 16'h9000
   end else
   begin
       aa enable o <= ( (ps axi request add[31:12] >= 20'h60000) && (ps axi request add[31:12] <= 20'h60005) )? 1'b1 : 1'b0;
       as_enable_o <= ( ps_axi_request_add[31:12] == 20'h60006 )? 1'b1 : 1'b0;
       is_enable_o <= ( ps_axi_request_add[31:12] == 20'h60007 )? 1'b1 : 1'b0;
end
```

```
8414658=> Starting FpgaLocal_CfgRead() test...
8414658=> FpgaLocal CfgRead testing: PL AS
8416458=> AXI4LITE READ BURST 60006000, value: 0006, resp: 00
8426458=> FpgaLocal_CfgRead PL_AS offset 000 = 00000006, PASS
8426458=> FpgaLocal CfgRead testing: PL IS
8428058=> AXI4LITE READ BURST 60007000, value: 0003, resp: 00
8438058=> FpgaLocal CfgRead PL IS = 00000003, PASS
8438058=> FpgaLocal CfgRead testing: PL DMA
8439058=> AXI4LITE_READ_BURST 60008000, value: 0004, resp: 00
8449058=> FpgaLocal_CfgRead PL_DMA = 000000004, PASS
8449058=> FpgaLocal CfgRead testing: PL AA
8452458=> AXI4LITE READ BURST 60002100, value: 0000, resp: 00
8462458=> FpgaLocal CfgRead PL AA = 00000000, PASS
8462458=> FpgaLocal CfgRead testing: PL UPDMA
8463458=> AXI4LITE READ BURST 60009000, value: 0004, resp: 00
8473458=> FpgaLocal_CfgRead PL_UPDMA = 00000004, PASS
8473458=> End FpgaLocal CfgRead() test...
```



SocLocal_MbWrite()

fisc.c (firmware code)

```
while(1) {
    value = reg_fsic_cc;
    switch (value)
    {
        case 5:
            reg_mprj_datah = 0x00; //set mprj_io[37] to 1'b0 to indicate FW going to waiting fpga MB test
            reg_fsic_aa_mb0 = 0x5a5a5a5a;
            reg_fsic_cc = 0x000000004;
            reg_mprj_datah = 0x20; //set mprj_io[37] to 1'b0 to indicate FW going to waiting fpga MB test
            break;
```

Read interrupt status, aa_regs offset 4, bit 0 should be 0 by default

Clear interrupt status, write aa_regs offset 4, bit 0 = 1

```
WSB CFG_CTRL AXI-L USERPRJ_SUBSYS AXI-S FSIC_CLKRST

AXI-L AXI-L AXI-L AXI-S A
```


```
8473458=> Starting SocLocal MbWrite() test...
8473458=> =========
8473458=> FpgaLocal Write PL AA
8475858=> AXI4LITE WRITE BURST 60002100, value: 0001, resp: 00
8479458=> AXI4LITE READ BURST 60002100, value: 0001, resp: 00
8479458=> FpgaLocal Write PL AA offset 000 = 00000001, PASS
8479458=> Fpga2Soc Write : SOC CC
8482058=> AXI4LITE WRITE BURST 60005000, value: 0005 resp: 00
9937658=> FW starts MB writing, caravel_0_mprj_o[37] = 0
10155858=> FW finishs MB writing. caravel 0 mprj o[37] = 1
10155858=> Fpga2Soc_Read: SOC_CC
10166458=> AXI4LITE READ BURST 60005000, value: 0004, resp: 00
10166458=> Fpga2Soc Read SOC CC = 00000004, PASS
10166458=> FpgaLocal Read: PL AA MB
10170058=> AXIALITE READ BURST 60002000, value: 5a5a5a5a, resp: 00
10170058=> FpgaLocal_Read PL_AA_MB = 5a5a5a5a PASS
10170058=> aa mb irg status = 1
10170058=> FpgaLocal Read: PL AA
10173658=> AXI4LITE READ BURST 60002104, value: 0001, resp: 00
10173658=> FpgaLocal Read PL AA = 00000001, PASS
10173658=> FpgaLocal Write : PL AA
10176258=> AXI4LITE WRITE BURST 60002104, value: 0001, resp: 00
10179858=> AXI4LITE READ BURST 60002104, value: 0000, resp: 00
10179858=> FpgaLocal_Write PL_AA offset 004 = 00000000, PASS
10179858=> End SocLocal MbWrite() test...
```



FpgaLocal_MbWrite()

fisc.c (firmware code)

```
reg mprj datah = 0x20; //set mprj io[37] to 1'b1 first
reg fsic aa irq en = 1;
value = reg fsic aa irq en;
if (value==1) {
    reg mprj datah = 0x00; //set mprj io[37] to 1'b0 to indicate correct data
    reg fsic cc = 0x000000004;
} else {
    reg_mprj_datah = 0x20; //set mprj_io[37] to 1'b1 to indicate incorrect data
    reg fsic cc = 0x000000004;
break:
reg mprj datah = 0x20; //set mprj io[37] to 1'b1 first
value = reg_fsic_aa_mb0;
if (value==0x5555aaaa) {
    reg mpri datah = 0x00; //set mpri io[37] to 1'b0 to indicate correct data
    reg fsic cc = 0x000000004;
    reg mprj datah = 0x20; //set mprj io[37] to 1'b1 to indicate incorrect data
    reg fsic cc = 0x000000004;
break;
reg_mprj_datah = 0x20; //set mprj_io[37] to 1'b1 first
value = reg fsic aa irq sts;
if (value==1) {
    reg fsic aa irq sts = 1;
    value = reg_fsic_aa_irq_sts;
    if (value==0) {
        reg_mprj_datah = 0x00; //set mprj_io[37] to 1'b0 to indicate correct data
        reg fsic cc = 0x000000004;
        reg mprj datah = 0x20; //set mprj io[37] to 1'b1 to indicate incorrect data
        reg fsic cc = 0x000000004;
} else {
    reg mprj datah = 0x20; //set mprj io[37] to 1'b1 to indicate incorrect data
    reg fsic cc = 0x000000004;
break:
```



```
10179858=> Starting FpgaLocal MbWrite() test...
10179858=> Fpga2Soc Write: SOC CC
10182458=> AXI4LITE_WRITE_BURST 60005000, value: 0006, resp: 00
10182458=> Wating FW complete the request enabling aa irq...
11998058=> FW complete the request. offset 000 = 00000004, PASS
11998058=> caravel 0 mprj o[37] = 0, PASS
11998058=> FpgaLocal Write : PL AA MB
12000658=> AXI4LITE WRITE BURST 60002000, value: 5555aaaa, resp: 00
12006058=> AXI4LITE READ BURST 60002000, value: 5555aaaa, resp: 00
12006058=> FpgaLocal Read PL AA MB = 5555aaaa, PASS
12006058=> Fpga2Soc Write: SOC CC
12008658=> AXI4LITE WRITE BURST 60005000, value: 0007, resp: 00
12008658=> Wating FW complete the request SocLocal MB data checking ...
13375458=> FW complete the request. offset 000 = 00000004, PASS
13375458=> caravel_0_mprj_o[37] = 0, PASS
13375458=> Fpga2Soc Write: SOC CC
13378058=> AXI4LITE WRITE BURST 60005000, value: 0008, resp: 00
13378058=> Wating FW complete the request clear SocLocal aa irq...
14969258=> FW complete the request. offset 000 = 00000004,
                                                     PASS
14969258 \Rightarrow caravel 0 mprj o[37] = 0, PASS
14969258=> End FpgaLocal MbWrite() test...
```



SocLa2DmaPath()

LADMA/FPGA (PL_DMA)

```
// 0x00 : Control signals
// bit 0 - ap start (Read/Write/COH)
// bit 1 - ap done (Read/COR)
// bit 2 - ap idle (Read)
// bit 3 - ap_ready (Read/COR)
// bit 7 - auto restart (Read/Write)
// bit 9 - interrupt (Read)
// others - reserved
// 0x04 : Global Interrupt Enable Register
// bit 0 - Global Interrupt Enable (Read/Write)
// others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
// bit 0 - enable ap done interrupt (Read/Write)
// bit 1 - enable ap_ready interrupt (Read/Write)
// others - reserved
// 0x0c : IP Interrupt Status Register (Read/COR)
// bit 0 - ap done (Read/COR)
// bit 1 - ap ready (Read/COR)
// others - reserved
// 0x10 : Data signal of out buf sts
// bit 0 - out buf sts[0] (Read)
// others - reserved
// 0x14 : Control signal of out_buf_sts
// bit 0 - out buf sts ap vld (Read/COR)
// others - reserved
// 0x20 : Data signal of sts clear
// bit 0 - sts_clear[0] (Read/Write)
// others - reserved
// 0x24 : reserved
// 0x28 : Data signal of s2m len
// bit 31~0 - s2m len[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of pattern
// bit 31~0 - pattern[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of outbuf
// bit 31~0 - outbuf[31:01 (Read/Write)
// 0x3c : Data signal of outbuf
// bit 31~0 - outbuf[63:32] (Read/Write)
// 0x40 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake,
```

LogicAnalyzer.v

```
case ( axi addr reg[11:2] )
   10'h000:
    begin
        la_enable <= axi_wdata_reg[23:0];</pre>
    10'h001:
   begin
        h_thresh <= axi_wdata_reg[15:0];</pre>
   10'h002:
   begin
        l_thresh <= axi_wdata_reg[15:0];</pre>
   10'h003:
   begin
        pop_cond <= axi_wdata_reg[15:0];</pre>
    begin
        axi_wdata_reg <= 32'b0;</pre>
   end
```

user_prj3.v

```
assign sm_tstrb = 4'b0;
assign sm_tkeep = 1'b0;
assign sm_tlast = 1'b0;
assign low_pri_irq = 1'b0;
assign High_pri_req = 1'b0;
assign la_data_o = 24'b0;
```





Compare la_data_output in the user_prj3


rtl\user\user_subsys\user_prj\user_prj3\rtl\user_prj3.v

vivado\vvd_srcs\caravel_soc\rtl\user\user_subsys\user_prj\user_prj3\rtl\user_prj3.v

```
C:\Users\michael.kao\Downloads\fsic_fpga-fsic-231107\fsic_fpga-fsic-231107\ft\user\user_subsys\user_prj\user_prj3\rt\user_prj3.vt
                                                                                                                             🗁 🔻 🔚 C:\...\Downloads\fsic_fpga-fsic-231107\fsic_fpga-fsic-231107\vivado\vvd_srcs\caravel_soc\rt\\user\user_subsys\user_prj\vtl\user_prj3.vt
2024/3/14 下午 05:54:32 2,820 bytes Everything Else ▼ ANSI ▼ UNIX
                                                                                                                                        2024/3/14 下午 05:54:51 3,250 bytes Everything Else ▼ ANSI ▼ UNIX
      output wire
                                         low pri irq,
                                                                                                                                             output wire
                                                                                                                                                                                 low pri irq,
      output wire
                                         High_pri_req,
                                                                                                                                             output wire
                                                                                                                                                                                High_pri_req,
      output wire
                                 [23: 0] la_data_o,
                                                                                                                                             output wire
                                                                                                                                                                        [23: 0] la_data_o,
      input wire
                                         axi clk,
                                                                                                                                             input wire
                                                                                                                                                                                axi clk,
      input wire
                                         axis clk,
                                                                                                                                             input wire
                                                                                                                                                                                 axis clk,
      input wire
                                         axi_reset_n,
                                                                                                                                             input wire
                                                                                                                                                                                axi_reset_n,
      input wire
                                         axis_rst_n,
                                                                                                                                             input wire
                                                                                                                                                                                axis_rst_n,
      input wire
                                         user_clock2,
                                                                                                                                                                                user_clock2,
                                                                                                                                             input wire
      input wire
                                         uck2_rst_n
                                                                                                                                                                                uck2_rst_n
                                                                                                                                             input wire
    assign awready
                         = 1'b0;
                                                                                                                                           assign awready
                                                                                                                                                                = 1'b0;
    assign arready
                         = 1'b0;
                                                                                                                                           assign arready
                                                                                                                                                                = 1'b0;
                         = 1'b0;
                                                                                                                                                                = 1'b0;
    assign wready
                                                                                                                                           assign wready
    assign rvalid
                                                                                                                                           assign rvalid
                                                                                                                                                                = 1'b0:
                                                                                                                                                                = {pDATA_WIDTH{1'b0}};
                         = {pDATA_WIDTH{1'b0}};
    assign rdata
                                                                                                                                           assign rdata
    assign ss tready
                         = 1'b0;
                                                                                                                                           assign ss tready
                                                                                                                                                                = 1'b0;
    assign sm_tvalid
                                                                                                                                           assign sm_tvalid
    assign sm_tdata
                         = {pDATA_WIDTH{1'b0}};
                                                                                                                                           assign sm_tdata
                                                                                                                                                                = {pDATA_WIDTH{1'b0}};
    assign sm tid
                         = 3'b0;
                                                                                                                                           assign sm tid
                                                                                                                                                                = 3'b0;
    `ifdef USER PROJECT SIDEBAND SUPPORT
                                                                                                                                            `ifdef USER_PROJECT_SIDEBAND_SUPPORT
                          = 5'b0;
                                                                                                                                                                  = 5'b0;
     assign sm_tupsb
                                                                                                                                             assign sm_tupsb
     `endif
                                                                                                                                            `endif
    assign sm tstrb
                         = 4'b0;
                                                                                                                                           assign sm tstrb
                                                                                                                                                                = 4'b0;
    assign sm tkeep
                         = 1'b0;
                                                                                                                                           assign sm tkeep
                                                                                                                                                                = 1'b0;
    assign sm_tlast
                         = 1'b0;
                                                                                                                                           assign sm tlast
                                                                                                                                                                = 1'b0;
    assign low__pri_irq = 1'b0;
                                                                                                                                           assign low_pri_irq = 1'b0;
    assign High_pri_req = 1'b0;
                                                                                                                                           assign High_pri_req = 1'b0;
                                                                                                                                           reg [23:0] la data o reg;
                                                                                                                                           reg [7:0] la_data_o_count;
                                                                                                                                           assign la_data_o = la_data_o_reg;
                                                                                                                                           always @(posedge axis_clk or negedge axi_reset_n) begin
                                                                                                                                               if (!axi_reset_n) begin
    assign la data o = 24'b0;
                                                                                                                                                 la_data_o_reg <= 24'b0;
                                                                                                                                                 la data o count <= 8'b0;
                                                                                                                                                 if(la_data_o_count > 8'hC8) begin
                                                                                                                                                   la_data_o_reg <= la_data_o_reg + 1;</pre>
                                                                                                                                                   la_data_o_count <= 8'h0;
                                                                                                                                                 end else begin
                                                                                                                                                   la_data_o_count <= la_data_o_count + 1;
    endmodule // USER PRJ3
                                                                                                                                            endmodule // USER PRJ3
                                                                                                                                                     Default text
Mil. This code chimnet was note announted by visual or no from course file. Just announced washing visual
```




SocLa2DmaPath()






SocUp2DmaPath()

34 [01/10 Hurry] Closed. Will sort out the current issues and hand them over to Jiin




User DMA Traffic - Downstream





User DMA Traffic - Upstream





User DMA

```
oid userdma(hls::stream<trans pkt >& inStreamTop,
       bool *s2m buf sts,
       bool s2m_sts_clear,
       ap uint<32> s2m len,
       ap uint<1> s2m enb clrsts,
       ap uint<32> s2mbuf[BUF LEN],
       bool *s2m err,
       ap uint<32> Img width,
       ap uint<32> m2sbuf[BUF LEN],
       bool *m2s_buf_sts,
       bool m2s_sts_clear,
       int m2s len,
       ap uint<1> m2s enb clrsts,
       hls::stream<trans pkt >& outStreamTop) {
#pragma HLS INTERFACE axis register_mode=both register port=inStreamTop
pragma HLS INTERFACE m axi max write burst length=64 latency=10 depth=1024 bundle=gmem0 port=s2mbuf offset = slave#
#pragma HLS INTERFACE s_axilite port = s2m_buf_sts bundle = control
#pragma HLS INTERFACE s axilite port = s2m sts clear bundle = control
#pragma HLS INTERFACE s_axilite port = s2m_len bundle = control
#pragma HLS INTERFACE s axilite port = s2m enb clrsts bundle = control
#pragma HLS INTERFACE s axilite port = s2mbuf bundle = control
#pragma HLS INTERFACE s_axilite port = s2m_err bundle = control
#pragma HLS INTERFACE s axilite port = Img width bundle = control
#pragma HLS INTERFACE axis register_mode=both register port=outStreamTop
pragma HLS INTERFACE m_axi max_write_burst_length=64 latency=10 depth=1024 bundle=gmem1 port=m2sbuf offset = slave#
#pragma HLS INTERFACE s axilite port = m2s buf sts bundle = control
#pragma HLS INTERFACE s axilite port = m2s sts clear bundle = control
#pragma HLS INTERFACE s axilite port = m2s len bundle = control
#pragma HLS INTERFACE s_axilite port = m2s_enb_clrsts bundle = control
#pragma HLS INTERFACE s axilite port = m2sbuf bundle = control
#pragma HLS INTERFACE s axilite port = return bundle = control
#pragma HLS DATAFLOW
 hls::stream<data,DATA DEPTH > inbuf;
 hls::stream<int,COUNT_DEPTH> incount;
 hls::stream<out data,DATA DEPTH > outbuf;
 hls::stream<int,COUNT_DEPTH> outcount;
 getinstream(inStreamTop, s2m enb clrsts, s2m len, *s2m err, Img width, inbuf, incount);
 streamtoparallelwithburst(inbuf, incount, s2m enb clrsts, *s2m buf sts, s2m sts clear, s2m len, s2mbuf);
 paralleltostreamwithburst(m2sbuf, m2s enb clrsts, Img width, m2s len, outbuf, outcount);
 sendoutstream(outbuf, outcount, m2s enb clrsts, *m2s buf sts, m2s sts clear, outStreamTop);
```

Register Name	Offset Address	Description
Control signals	0x00	Control signals Definition bit 0 - ap_start (Read/Write/COH) Set 1 to start Axis DMA function bit 1 - ap_done (Read/COR) bit 2 - ap_idle (Read) bit 3 - ap_ready (Read/COR)
s2m Buffer transfer done status register	0x10	bit 0 – s2m buffer transfer done status (Read) Set this register to 1 if stream data has written to memory and data length is equal to Buffer Length(640*480/4 DW)
s2m Buffer transfer done status clear register	0x20	bit 0 – clear s2m buffer transfer done status (Read/Write) Set 1 to clear s2m buffer done status/s2m error status and reset internal state, then set 0 if finish to clear buffer done status Note: Before set this register to 1 to clear s2m buffer transfer done status/s2m error status, Clear status control register must set to 1. After buffer transfer done status is clear, this register needs to be cleared for next operation.
s2m Buffer Length	0x28	Set s2m buffer length, must set to 640*480/4.
s2m Clear Status Control register	0x30	bit 0 –Enable to clear s2m buffer transfer done status (Read/Write)
s2m Buffer Lower base address register	0x38	bit 31~0 – The memory base address [31:0] of s2m buffer (Read/Write)
s2m Buffer Upper base address register	0x3C	bit 31~0 – The memory base address [63:32] of s2m buffer (Read/Write)
s2m err status register	0x44	bit 0 – s2m err status when sof(start of frame) signal or eol(end of line) signal of side band of user project is incorrect (Read)
Image width	0x54	bit 31^0 – Image_width[31:0] (Read/Write) Note: The value of this register is DW unit, so the value should be real width divided by 4. This value must be 160, due to Image is 640(width)*480(height)
m2s Buffer Lower base address register	0x5C	bit 31~0 – The memory base address [31:0] of m2s buffer (Read/Write)
m2s Buffer Upper base address register	0x60	bit 31~0 – The memory base address [63:32] of m2s buffer (Read/Write)
m2s Buffer transfer done status register	0x68	bit 0 – m2s buffer transfer done status (Read) Set this register to 1 if data has fetched from memory and data length is equal to Buffer Length(640*480/4 DW)
m2s Buffer transfer done status clear register	0x78	bit 0 – clear m2s buffer transfer done status (Read/Write) Set 1 to clear m2s buffer done status/s2m error status and reset internal state, then set 0 if finish to clear buffer done status Note: Before set this register to 1 to clear m2s buffer transfer done status/ m2s error status, Clear status control register must set to 1. After buffer transfer done status is clear, this register needs to be cleared for next operation.
2.0 % 11	0x80	Set m2s buffer length, must set to 640*480/4.
m2s Buffer Length	0/100	

Document and Source: https://github.com/bol-edu/fsic_fpga/tree/main/vivado/vitis_prj/hls_userdma



User DMA – Data flow


```
// Expects max bandwidth at 64 beats burst (for 64-bit data)
static constexpr int MAX_BURST_LENGTH = 16;
static constexpr int BUFFER_FACTOR = 64;

// Buffer sizes
static constexpr int DATA_DEPTH = MAX_BURST_LENGTH * BUFFER_FACTOR;
static constexpr int COUNT_DEPTH = BUFFER_FACTOR;
```

```
#pragma HLS DATAFLOW

hls::stream<data,DATA_DEPTH > inbuf;
hls::stream<int,COUNT_DEPTH> incount;
hls::stream<out_data,DATA_DEPTH > outbuf;
hls::stream<int,COUNT_DEPTH> outcount;

getinstream(inStreamTop, s2m_enb_clrsts, s2m_len, *s2m_err, Img_width, inbuf, incount);
streamtoparallelwithburst(inbuf, incount, s2m_enb_clrsts, *s2m_buf_sts, s2m_sts_clear, s2m_len, s2mbuf);
paralleltostreamwithburst(m2sbuf, m2s_enb_clrsts, Img_width, m2s_len, outbuf, outcount);
sendoutstream(outbuf, outcount, m2s_enb_clrsts, *m2s_buf_sts, m2s_sts_clear, outStreamTop);
```





User DMA - getinstream

```
void getinstream(hls::stream<trans_pkt >& in_stream, ap_uint<1> in_en_clrsts, ap_uint<32> in_s2m_len, bool &s2m_err, ap_uint<32> in_Img_width,
           hls::stream<data > &out stream, hls::stream<int>& out counts)
     int count = 0;
     static ap uint<32> in len = 0;
     trans pkt in val;
     static int width_count = 0;
     if(!in_en_clrsts){
         do {
           #pragma HLS PIPELINE
             in val = in stream.read();
             data out_val = {in_val.data, in_val.last};
             out_stream.write(out_val);
             s2m_err=0;
             if((in_len==0)&&(in_val.user(2,2)!=1))
               s2m err=1;
             if((in_len!=0)&&(in_val.user(2,2)==1))
               s2m_err=1;
             if((width_count==in_Img_width-1)&&(in_val.user(3,3)!=1))
               s2m_err=1;
             if(width count==in Img width-1)
               width_count = 0;
             else
               width_count++;
             count++;
             in len++;
             if (count >= MAX_BURST_LENGTH) {
                 out_counts.write(count);
                 count = 0;
          } while(in_len < in_s2m_len);</pre>
         in_len=0;
         s2m_err=0;
```



User DMA - streamtoparallelwithburst

```
void streamtoparallelwithburst(hls::stream<data> &in stream, hls::stream<int> &in counts, ap uint<1> in en clrsts,
  bool &buf_sts, bool sts_clear, ap_uint<32> in_s2m_len, ap_uint<32> *out_memory) {
data in val;
 int count;
 static bool out sts=0;
 static ap_uint<32> final_s2m_len=0;
 if(in_en_clrsts) {
    if(sts_clear == 1) {
         out sts = 0;
        out_memory -= final_s2m_len;
         final_s2m_len = 0;
    buf_sts = out_sts;
 } else {
     do {
         count = in_counts.read();
         for (int i = 0; i < count; ++i) {
       #pragma HLS PIPELINE
             in_val = in_stream.read();
             out_memory[i] = in_val.data_filed;
        out_memory += count;
         final s2m len += count;
         if(final_s2m_len == in_s2m_len){
             out_sts = 1;
         buf sts = out sts;
     } while(final_s2m_len < BUF_LEN);</pre>
```






Lab 4-2 Caravel-FSIC FPGA Validation



Lab4-2 Introduction





AXI Quad SPI


 Quad SPI is an enhancement to the standard SPI protocol and provides a simple method for data exchange between a master and a slave

• Reference: https://docs.amd.com/r/en-US/pg153-axi-quad-spi/AXI-Quad-SPI-v3.2-LogiCORE-IP-Product-Guide



Load Firmware Code

- Jupyter Notebook
 - PS side
 - Load fw code
 - Transfer for
- Caravel's pass-through mode
 - PL side
 - open the path of the external spi controller to the caravel soc spiflash interface by caravel's mprj interface.



fsic_fpga\vivado\vvd_srcs\fpga\rtl\PL\ps_axil.v

assign caravel_mprj_out = {1'bz, is_ioclk, 1'bz, 13'bz, is_serial_tclk, is_serial_txd, 3'bz, qspi_sck_i, qspi_ss_i, qspi_io0_i, 2'bz};




Caravel-FSIC FPGA Validation

- Building Environment
 - Ubuntu 20.04 with risc-v cross compiler
- Bitfile building steps
 - git clone https://github.com/bol-edu/fsic_fpga
 - cd fsic_fpga
 - cd vivado
 - ./run_vivado_fsic
 - Bitfile: /jupyter_notebook/caravel_fpga.bit
 - Hwh: /jupyter notebook/caravel fpga.hwh
- JupyterNotebook Code
 - /jupyter_notebook/caravel_fpga_fsic.ipynb



Caravel-FSIC FPGA Validation Block Design





Block Design

- AXI_QUAD_SPI
 - It will enable pass through mode for PS side to write firmware code pass through FPGA-FSIC and caravel to the spiflash.
- Reset_Control(output_pin)
 - It release the reset signal and the caravel will read the preload firmware code from spiflash.
- Caravel_ps (not used)
 - Read the mprj_i \ mprj_o \ mprj_en
 - Can be remove



LA_DMA Config from PS Side

Caravel_fpga_fsic.ipynb

```
# Allocation memory
ladma buf = allocate(shape=(1024,), dtype=np.uint32)
print("ladma_buf.device_address: ", hex(ladma_buf.device_address))
IP_BASE_ADDRESS = ladma buf.device address
ADDRESS RANGE = 0x1000
buf mmio = MMIO(IP BASE ADDRESS, ADDRESS RANGE)
# 0x00 : Control signals
         bit 1 - ap done (R/COR)
         bit 3 - ap ready (R/COR)
# 0x10 : Buffer transfer done status register
         bit 0 - buffer transfer done status (R)
# 0x20 : Buffer transfer done status clear register
         bit 0 - clear buffer transfer done status (R/W)
# 0x28 : Buffer Length
# 0x30 : Triggered condition
         bit 23~0 - set triggered condidtion (R/W)
         others - reserved
# 0x34 : Buffer Lower base address
# 0x38 : Buffer High base address
# ladma Configuration
ADDRESS_OFFSET = PL_DMA # 0x8000
# exit clear operation
mmio.write(ADDRESS OFFSET + 0x20, 0x00000000)
# set buffer length
mmio.write(ADDRESS OFFSET + 0x28, 0x00000400)
# set trigger condition
mmio.write(ADDRESS OFFSET + 0x30, 0x000000000)
# set buffer low
mmio.write(ADDRESS OFFSET + 0x38, ladma buf.device address)
# set buffer high
mmio.write(ADDRESS_OFFSET + 0x3C, 0x000000000)
```

```
# ladma Configuration
ADDRESS OFFSET = PL_DMA # 0x8000
mmio.write(ADDRESS_OFFSET + 0x00, 0x00000001)
# enable la 0xFFFFFF
ADDRESS OFFSET = SOC LA # 0x1000
mmio.write(ADDRESS OFFSET, 0x00FFFFFF)
#print("mmio.read(ADDRESS OFFSET): ", hex(mmio.read(ADDRESS OFFSET)))
# select target UP
ADDRESS OFFSET = SOC CC # 0x5000
mmio.write(ADDRESS OFFSET, 0x00000003)
#print("mmio.read(ADDRESS OFFSET): ", hex(mmio.read(ADDRESS OFFSET)))
# ladma Configuration
ADDRESS OFFSET = PL DMA # 0x8000
while True:
   if mmio.read(ADDRESS OFFSET+0x10) == 0x01:
print("mmio.read(ADDRESS_OFFSET+0x10)): ", hex(mmio.read(ADDRESS_OFFSET+0x10)))
# disable la 0x000000
ADDRESS OFFSET = SOC LA # 0x1000
mmio.write(ADDRESS OFFSET, 0x00000000)
# select fake UP
ADDRESS OFFSET = SOC CC # 0x5000
mmio.write(ADDRESS_OFFSET, 0x00000000)
ADDRESS OFFSET = PL DMA # 0x8000
# clear buffer transfer done operation
mmio.write(ADDRESS_OFFSET + 0x20, 0x00000001)
mmio.write(ADDRESS_OFFSET + 0x00, 0x00000001)
while True:
   if mmio.read(ADDRESS OFFSET+0x10) != 0x01:
print("mmio.read(ADDRESS_OFFSET+0x10): ", hex(mmio.read(ADDRESS_OFFSET+0x10)))
```

SocLa2DmaPath() PL_DMA clear transfer done SOC_LA Enable LA DMA PL_DMA set ap_start set buffer length PL_DMA Check data signal of Wait buffer transfer done to be cleared set trigger condition PL_DMA set buffer low PL_DMA exit cle PL_DMA set buffer high PL_DMA set ap_start #dump la log to file file = open("simulate.log", "w") for i in range(0,0xFFF,4): file.write('{:08x}'.format(buf mmio.read(i))+"\n") file.close()



Gtkwave Dump Waveform of LA Log







Lab 4-3 Requirement



Lab (fsic-fpga) Lab Work

Implementation

- 1. Refer to lab-fsim-sim, Integrate FIR into PRJ1 (axilite, axi-stream in/out)
- 2. Refer to hls_userdma, design a dma for FIR
 - https://github.com/JoshSu0/fsic fpga/tree/fsic-231107/vivado/vitis prj/hls userdma
- 3. Build FPGA
- 4. Firmware code
- 5. Jupyter-notebook Python code



Firmware Code Explained

- Building Environment
 - Ubuntu 20.04 with risc-v cross compiler
- Firmware Building Steps
 - git clone https://github.com/bol-edu/fsic_fpga
 - cd fsic_fpga
 - cd testbench/fsic
 - ./run_fw
 - fsic.hex
 - Firmware file used for JupyterNotebook firmware loading
 - fsic.coe
 - Firmware file used for simulation



Submission

 Please submit the following files to {NTHU eeclass / NTU COOL / NYCU E3} before 2024/4/25:

- 1.report_StudentID.pdf
- 2.Github_link.txt

Please check the next pages for more detailed information.





Appendix



Project Reminding

- Simulation
 - Design
 - No SPI flash mechanism support
 - Issue
 - LADMA ap_start control register can't be set to 1'b0 after the enabled
 - LADMA buffer transfer done can't be cleared if executing the task SocLa2Dma() before task FpgaLocal_CfgRead()
 - Some userDMA data pattern to be sampled two times in SoC side AS->IS
- Board
 - Design
 - caravel_ps module removing
 - userDMA integration
 - EdgeDetection tupsb[4:0] is mapped to userDMA tuser[6:2]
 - Issue
 - Jyupter notebook will recive 0x00 or incorrect read data after jyputer notebook issues read cycle to the modules on caraval soc

