- LAB1-1 FSIC-SIM
  - EECS24 109020014 李承澔
  - 1. Show the code that you use to program configuration address ['h3000\_5000]
  - 2. Why by programming configuration address ['h3000\_5000], signal user\_prj\_sel[4:0]
- 3. FIR initialization (tap parameter, length) from SOC side (Test#1)
- 4. FIR initialization (tap parameter, length) from FPGA side(Test#2)
- 5. How you feed in X data from FPGA side
- 6.how you get output Y data in testbench, and how to do comparison with golden values.
- 7. Screenshotsimulation results printed on screen
- 8. Screenshot simulation waveform

#### LAB1-1\_FSIC-SIM

EECS24 109020014 李承澔

# 1. Show the code that you use to program configuration address ['h3000\_5000]

```
task soc_cc_cfg_write;
input [11:0] offset;
                               //4K range
input [3:0] sel;
input [31:0] data;
begin
        @ (posedge soc_coreclk);
        wbs_adr <= 32'h30005000;
        wbs_adr[11:2] <= offset[11:2]; //only provide DW address</pre>
        wbs_wdata <= data;
        wbs_sel <= sel;
        wbs_cyc <= 1'b1;
        wbs_stb <= 1'b1;
        wbs_we <= 1'b1;
        @(posedge soc_coreclk);
        while(wbs_ack==0) begin
                @(posedge soc_coreclk);
        end
        $display($time, "=> soc_up_cfg_write : wbs_adr=%x, wbs_sel=%b,
```

```
wbs_wdata=%x", wbs_adr, wbs_sel, wbs_wdata);
end
endtask

// In test task
cfg_read_data_expect_value = 32'h1;
soc_cc_cfg_write(0, 4'b1111, cfg_read_data_expect_value);
```

# 2. Why by programming configuration address ['h3000\_5000], signal user\_prj\_sel[4:0]

In `config\_ctrl.v, there're 2 important variables to filter configuration address: cc\_axi\_awvalid and cc\_axi\_wvalidwith following assignment:

```
assign cc_axi_awvalid = axi_awvalid && cc_enable;
assign cc_axi_wvalid = axi_wvalid && cc_enable;
```

where cc\_enablehas assignment:

```
cc_enable <= ( m_axi_request_add[31:12] == 20'h30005 )? 1'b1 : 1'b0;
```

Only when programming address has value 20'h3005at bit-range [31:12], the cc\_enableis set to true, and cc\_axi\_awvalid and cc\_axi\_wvalidhave values depending on axi\_awvalidand axi\_wvalid.

Later, config\_ctrl.v checks whether the programming address value at bit-range[11:0] is 12 'h000as following:

```
always @ ( posedge axi_clk or negedge axi_reset_n )
begin
    if ( !axi_reset_n ) begin
        user_prj_sel_o <= 5'b0;
end else begin
    if ( cc_axi_awvalid && cc_axi_wvalid ) begin
        if (axi_awaddr[11:0] == 12'h000 && (axi_wstrb[0] ==
1) ) //offset 0
        user_prj_sel_o <= axi_wdata[4:0];
else
        user_prj_sel_o <= user_prj_sel_o;</pre>
```

end

end

If address if correct, the user project selection would be written to user\_prj\_sel\_oand to user\_prj\_sel.

## 3. FIR initialization (tap parameter, length) from SOC side (Test#1)

I use soc\_up\_cfg\_writeand soc\_up\_cfg\_readfunctions to do initializations.

First call soc\_up\_cfg\_writefunction to write data length to address UP\_BASE+12'h10, and read that address again using soc\_up\_cfg\_readto check whether value had been written correctly.

Later I use a for loop to do writing and reading iteratively on tap parameters.

## 4. FIR initialization (tap parameter, length) from FPGA side(Test#2)

Similar to above method, I use fpga\_axilite\_write and fpga\_axilite\_read\_req functions to do initializations.

First call fpga\_axilite\_writefunction to write data length to address UP\_BASE+12'h10, and read that address again using fpga\_axilite\_read\_req and wait for soc\_to\_fpga\_axilite\_read\_cpl\_eventto check whether value had been written correctly.

Later I use a for loop to do writing and reading iteratively on tap parameters.

### 5. How you feed in X data from FPGA side

I rewrote fpga\_axis\_reqfunction as fpga\_axis\_req\_firto stream X data from FPGA side. It works similarly to the work in test002.

## 6.how you get output Y data in testbench, and how to do comparison with golden values.


Since there's a block gets axis upstream continuously, it always captures the stream into soc\_to\_fpga\_axis\_capturedarray, where should contain data length of output Y data. I have only to check the soc\_to\_fpga\_axis\_capturedarray after FIR finished.

Therefore, I loaded golden data into soc\_to\_fpga\_axis\_expect\_valuearray first, and compare golden data in soc\_to\_fpga\_axis\_expect\_valuearray with output Y data in soc\_to\_fpga\_axis\_captured array using for loop.


### 7. Screenshotsimulation results printed on screen

#### 8. Screenshot simulation waveform


• Configuration cycle



• AXI-Lite transaction cycles



• Stream-in



Stream-out

