
Catapult FPGA (Edge Detect) workflow


TA:陳揚哲


Add input file

- Add EdgeDetect.h(hls_c/inc), EdgeDetect_tb.cpp(hls_c/src), and bmp_io.cpp(bmpUtil/src)
 - Note: these file should be set as excluded




Add include path






Add testbench invocation args

 Add the directory (~/image/people_gray.bmp out_algorithm.bmp out_hw.bmp)




Choose library (FPGA board)

- You can choose your own FPGA board for catapult project
- Here I use KCU116 board for example
- Check Xilinx new RAM Model, Xilinx FIFO Components




GCC and CDesignChecker

Double click Original Design + Testbench and Check Design




Top-down Process

- Here use Top-down process for example
 - Choose top module as top in block implementation
- Suggest bottom-up process. (Step_by_step_lab2_EdgeDetect.pdf)
 - *_Ver -> *_Hor-> *_Mag -> *_Top




Mapping


Set clock as 100 MHz




Mapping


• Check Asynchronous Reset











Set FIFO depth base on your design delay(By bottom-up step)

















Schedule




Generate RTL




Synthesis report




Synthesis report



Design Analyzer




RTL Verification (Cont.)




Synthesis workflow (Catapult GUI)

- If your environment have Vivado project, set up Vivado directory and double click Synthesize concat_rtl.v
- If not, follow the synthesis workflow



Synthesis workflow (Vivado)

- Download the file of concat_rtl.v and the folder of vivado_concat_v
- File under vivado_concat_v folder



concat_rtl.v.xv	2024/2/28 上午 04:45	XV 檔案	6 KB
concat_rtl.v.xv.sdc	2024/2/28 上午 04:45	SDC 檔案	3 KB
concat_rtl.v.xv.signoff.sdc	2024/2/28 上午 04:45	SDC 檔案	1 KB
concat_v_package_ip.tcl	2024/2/28 上午 04:45	TCL 檔案	2 KB

Change all of the directory in xv file

```
1 ## HLS SP synthesis script
2 ## Generated for stage extract
3 ## Vivado mode is Non-project
5 # Version check
6 set vv [version -short]
7 if { [regexp \{(\d+)\.(\d+).*\} $vv all major minor] } {
8 if { ($major < 2020) || ($major == 2020 && $minor < 2) } {
      puts "Vivado version (v${vv}) is not compatible with version used for the Catapult library (v2020.2)."
10 }
11 }
12 # Reporting settings
13 puts "-- Requested 4 fractional digits for design 'EdgeDetect IP EdgeDetect Top' timing"
14 puts "-- Requested 4 fractional digits for design 'EdgeDetect IP EdgeDetect Top' capacitance"
15 puts "-- Characterization mode: p2p "
17 puts "-- Synthesis Timing report: '/home/ubuntu/catapult test/vivado concat v/timing summary synth.rpt' "
18 puts "-- Synthesis Utilization report: '/home/ubuntu/catapult test/vivado concat v/utilization synth.rpt' "
19 if { ([info exists env(Xilinx RUN PNR)] && $env(Xilinx RUN PNR) ) ||
       ([info exists env(Xilinx_BITGEN)] && $env(Xilinx_BITGEN) ) } {
21 puts "-- Routed Timing report: '/home/ubuntu/catapult test/vivado concat v/timing summary routed.rpt' "
22 puts "-- Routed Utilization report: '/home/ubuntu/catapult test/vivado concat v/utilization placed.rpt' "
23 }
24
```

Change all of the directory in xv file

```
25 # Environment variable settings
26 global env
27 ## set CATAPULT HOME "/usr/cadtool/mentor/Catapult/2023.1/Mgc home"
28 ## Set the variable for file path prefixing
29 set RTL TOOL SCRIPT DIR /home/ubuntu/catapult test/vivado concat v
30 set RTL TOOL SCRIPT DIR [file dirname [file normalize [info script] ] ]
31 puts "-- RTL TOOL SCRIPT DIR is set to '$RTL TOOL SCRIPT DIR' "
32 # Vivado Non-Project mode script starts here
33 puts "=======""
34 puts "Catapult driving Vivado in Non-Project mode"
35 puts "=======""
36 set outputDir /home/ubuntu/catapult test/vivado concat v
37 set outputDir $RTL_TOOL_SCRIPT_DIR
38 #file mkdir SoutputDir
39 #
40 # STEP#1: setup design sources and constraints
42 create project -force tcl concat v
43 read verilog /home/ubuntu/catapult test/concat rtl.v
44 # set up XPM libraries for XPM-related IP like the Catapult Xilinx FIFO
45 set property XPM LIBRARIES {XPM CDC XPM MEMORY XPM FIFO} [current project]
46 read xdc /home/ubuntu/catapult_test/vivado_concat_v/concat_rtl.v.xv.sdc
47 set property part xcku5p-ffvb676-2-e [current project]
48 #
49 # STEP#2: run synthesis, report utilization and timing estimates, write checkpoint design
50 #
51 synth design -cascade dsp auto -top EdgeDetect IP EdgeDetect Top -part xcku5p-ffvb676-2-e -mode out of context -include dirs ""
52 write checkpoint -force SoutputDir/post synth
53 set viv report dir /home/ubuntu/catapult test/vivado concat v
54 report utilization -file $viv report dir/utilization synth.rpt
55 report timing summary -path type summary -file Sviv report dir/timing summary synth.rpt
56 report timing -nworst 1 -from [all inputs] -to [all outputs] -file $viv report dir/timing summary synth.rpt -append
57 if { [llength [all clocks] ] > 0 } {
   report timing -nworst 1 -from [all inputs] -to [all clocks] -file Sviv report dir/timing summary synth.rpt -append
   report timing -nworst 1 -from [all clocks] -to [all clocks] -file $viv report dir/timing summary synth.rpt -append
    report timing -nworst 1 -from [all clocks] -to [all outputs] -file $viv report dir/timing summary synth.rpt -append
61 }
```

Synthesis by GUI

- Open Vivado
- Create a project with any board
- Execute xv file, (or the command in xv file), in tcl console
- It will generate the design of the board you choose in catapult

Synthesis by Command Shell (Linux)

- Create file named run_vivado.
- Specify the directory of xv file and source it by vivado command.
- Then execute run_vivado.

echo "start vivado project"

```
# ---- remove vivado project log files ----#
rm -rf ./NA
rm -rf ./.Xil
rm -f timing_report.log
rm -f vivado*.jou
rm -f vivado*.log
# ---- Re-build vivado project ----#
vivado -source concat_rtl.v.xv -mode tcl
```

```
mount: /home/ubuntu/tools: /dev/sdb1 already mounted on /home/ubuntu/tools.
mount: /tools: /dev/sdb1 already mounted on /home/ubuntu/tools.
ubuntu@ubuntu2004:~/catapult_test/vivado_concat_v$ ./run_vivado
start vivado project

******* Vivado v2022.1 (64-bit)

**** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022

**** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022

*** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
```

For implement and bitstream (opt.)

- For implement and generate bitstream, you need specify the constraints.
- You can specify the constraints on your own, or assigned by vivado
- Note: If you change the design board, you need to make sure the timing is satisfied.


Set up constraints

Set up the arst_n constraints


```
set_input_delay -clock [get_clocks clk] -min -add_delay 0.000 [get_ports arst_n]
set_input_delay -clock [get_clocks clk] -max -add_delay 0.000 [get_ports arst_n]
```

Open synthesis design, and choose I/O planning for set up constraints





Check Fixed and set I/O standard



Generate bitstream

 Click generate bitstream, it will generate the bitstream file under the directory of project_name.runs/impl_1/design.bit