## **SOC-Design Lab3 FIR**

github link (https://github.com/Charlee0207/SOC-Design/tree/main/Lab3)

report link (https://hackmd.io/ZRIFy4t8Rai-nfZyGJMa9A?both)

#### NTHU EECS24 109020014 李承澔

#### **Brief introduction**

#### **Resource Constraints**

This lab focuses on implementing a Finite Impulse Response (FIR) engine in Verilog. The FIR design is constrained to have 11 taps, and it must use only one adder and one multiplier.

#### **Communacation Protocal**

To control and monitor the FIR system, the host or testbench initiates the system by signaling the <code>ap\_start</code>. The system's operational status can be gauged through <code>ap\_idle</code> and <code>ap\_done</code> signals, which the host/testbench continuously polls. This communication is established using the AXI-Lite protocol.


Subsequent to the initial communication, the input data X[n] is streamed into the system . In response, the output Y[n] is streamed back to the host. This data transfer is using the AXI-Stream protocol.

Furthermore, both the coefficient h[n] and the input data X[n] need to be stored in the BRAM.

## **Block diagram**

#### **Datapath**

6 modules: FSM , AXI4Lite\_handler , length\_handler ,



### **Control signals**

In FSM , the [2:0] FSM\_cur\_state stores the main control signal, including

IDLE , CHECK\_LEN , STREAM\_IN , FIR\_COMP , DONE ,
STREAM\_OUT .

And the ap\_start , length\_done , last , ss\_done , fir\_done and sm\_done are assertted by host, length\_handler , length\_handler , AXI4Stream\_handler , fir\_engine and AXI4Stream\_handler , respectively.

## **Operation description**

## **FSM** phases

## 1. IDLE Phase

- $\,\circ\,$  The FIR system remains in an idle state.
- The host have to program the coefficients,
   represented by h[n], and also set the data length,
   N, during this phase.

## 2. CHECK\_LEN Phase

• The length\_handler is invoked during this phase.

- Its primary function is to decrement the data length value by 1.
- When the data length reach zero, the length\_handler will raise the last signal, signifying the end of data input.

#### 3. STREAM\_IN Phase

- The phase signifies the activation of the AXI4Stream\_handler, initiating the reception of input data denoted by x.
- Once the reception process is complete, the ss\_done signal is asserted to indicate the successful receipt of data.

#### 4. FIR\_COMP Phase

- This is the computation phase, where the fir\_engine takes over.
- It processes the newly received data, the existing data in the shiftRAM, and the tapRAM to generate the desired output.
- Upon successful computation, the fir\_done signal is asserted.

#### 5. STREAM\_OUT Phase

- The AXI4Stream\_handler is re-invoked, but this time to dispatch the newly computed result y, back to the host.
- After successfully transmitting the result to the host, the sm\_done signal is raised to signify the completion of the transmission.

#### 6. **DONE Phase**

- This phase signifies the completion of the current iteration of computation. The FSM, at this juncture, checks for the assertion of the last signal.
- Based on the status of this signal, the FSM decides its next state - either returning to the IDLE phase or proceeding to the CHECK\_LEN phase.

## Receiving coefficient h[n] and ap\_start

During the IDLE phase, the system is configured to accept the coefficient h[n] and the signal ap\_start . The process for this reception and transmission is managed by the AXI4Lite\_handler .

In scenarios where the handler identifies simultaneous read and write requests, priority is given to the write request.

Its workflow can be summarized as follows:

```
//***Handling write address channel***
     // Check awvalid and write status, and assert awready
    if(awvalid && !write_flag) begin
  awready <= 1; wready <= 0; write_flag <= 1; //...other operation</pre>
     // Deassert awready and assert wready
else if(awvalid && awready && write_flag) begin
        awready <= 0; wready <= 1; write_flag <= 1; //...other operation
     //***Handling write data channel***
     // master hasn't assertted wvalid vet
     else if(wready && !wvalid && write flag) begin
         awready <= 0; wready <= 1; write_flag <= 1; //...other operation</pre>
14
     end
     // master assert wvalid, transmit data and deassert wready and write flag
15
     else if(wready && wvalid && write_flag) begin
         awready <= 0; wready <= 0; write_flag <= 0; //...other operation
17
18
     end
19
     // Write transaction failed, reset all bit
         awready <= 0; wready <= 0; write flag <= 0;
21
     end
22
     //-----
24
     //***Handling read address channel in the smae way***
25
     //***Handling read data channel in the smae way***
```

Upon successful reception of data, the next step involves determining where to write this data based on the memory-mapped address.

### • The programming target is ap\_start

Since ap\_start is W/R, ap\_start cannot be multidriven by AXI4Lite\_handler and top module. Hence, it assert ap\_start\_active signal try to program target. And later when detecting a posedge clk, the ap\_start controller will update it using value of ap\_start\_active.

### • The programming target is coefficient

It will subtract the awaddr by 'h20 , to map to the bram address.

And setup the  $bram\_sel$  to tapRAM, and  $bram\_wE$  to 1.

#### • The programming target is length

The length variable is store at 0x00 at dataRAM. It will setup bram\_A to 0x00, bram\_sel to dataRAM, and bram\_WE to 1.

#### Checking current tap data

As mentioned above, the AXI4Lite\_handler read request is less prior to write one.

After finishing write request, if arvalid is asserted, the handler will connect bram\_A to corresponding memory position according to araddr.

The tap data should be accessable 2 cycles later from bram. So it connects them to rdata and ends this transaction.

#### **Checking current data number**

After ap\_start\_active asserted and ap\_start updated at next posedge clock, the FSM logic changes state to CHECK\_LEN.

In this stage, the length\_handler would be invoked to subtract the data length by 1, and assert length\_done when finishing.

If the data length is 0, which means this is the last iteration, it asserts last signal to the system.

### Receiving data X[n]

After length\_done asserted, the FSM logic changes state to STREAM\_IN.

The AXI4Stream\_handler receive only 1 data of x by asserting ss\_ready once when ss\_valid once. And after that, it asserts ss\_done to tell FSM change state.

Rather than stored in FF, the new stream-in  $\,x\,$  would be stored to shiftRAM immediately. And it will connect new stream-in  $\,x\,$  outside to  $\,x_{new\_in}\,$ , for fir\_engine computing the first accumulation.

## Accessing shiftRAM and tapRAM to do computation

In fir\_engine, we use a cycle\_counter with case selection to indicate what operation should be done at this point as following.

At cycle\_counter = 0, we feed the initial bram address. The bram data is available at cycle\_counter = 2, and do the computation. After computation, it will assert fir\_done when cycle\_counter = 12 and deassert at next cycle.

In this implementaion, we use a 11DW bram, the  $0\times00$  is used to store length. To maintain the shift data order, we use  $data\_index$  to indicate the position and update at CHECK\_LEN state.

```
else if(FSM_cur_state==FIR_COMP)begin
         case(cycle_counter)
         'd0: begin
            tap_A <= 0; data_A <= data_index;
             tap_A <= tap_A + 1;
             data_A <= (data_A=='d1) ? 'd10 : data_A-1;
10
            // ... other operation
11
12
13
         'd2: begin
             tap A \leq tap A + 1;
14
             data_A <= (data_A=='d1) ? 'd10 : data_A-1;
15
             accumulation <= tap_Do * X_new_in;</pre>
17
            // ... other operation
18
          'd3, 'd4, 'd5, 'd6, 'd7,
20
         'd8, 'd9, 'd10,'d11: begin
21
            tap_A <= tap_A + 1;
            data_A <= (data_A=='d1) ? 'd10 : data_A-1;
22
            accumulation <= (bram_valid)
24
                 ? accumulation + tap_Do*data_Do : accumulation;
            // ... other operation
25
26
         'd12: begin
            tap_A <= 0; data_A <= 0;
28
29
             accumulation <= accumulation;
            // ... other operation
31
32
         'd13: begin
            tap A <= 0: data A <= 0:
33
             accumulation <= accumulation;
35
            // ... other operation
36
         end
37
        default: begin
39
             accumulation <= accumulation;
40
            // ... other operation
41
         end
43 end
```

### Transmitting the result Y[n]

After fir\_done asserted, the FSM logic changes state to STREAM\_OUT.

The AXI4Stream\_handler will connect ss\_tdata to the accumulation FF in fir\_engine directly.

And just like STREAM\_IN stage, doing the stream out use similar way.

#### FSM next\_state decision

The next\_state depends on such <stageName>\_done signals.

```
always@(*)begin
case(FSM_cur_state)
IDLE: begin
    if(ap_start) FSM_next_state = CHECK_LEN;
    else FSM_next_state = FSM_cur_state;
CHECK_LEN: begin // update the data length
    if(length_done) FSM_next_state = STREAM_IN;
    else FSM_next_state = FSM_cur_state;
STREAM_IN: begin // axis slave receive X data, until ss_done asserted
   if(ss_done) FSM_next_state = FIR_COMP;
    else FSM_next_state = FSM_cur_state;
FIR_COMP: begin // fir engine do computation, until fir_done asserted
   if(fir_done) FSM_next_state = STREAM_OUT;
    else FSM_next_state = FSM_cur_state;
STREAM_OUT: begin //axis master transmit new result, until sm_done assereted
    if(sm_done) FSM_next_state = DONE;
    else FSM_next_state = FSM_cur_state;
DONE: begin \ensuremath{//} check continue do fir or goto idle
   if(last) FSM_next_state = IDLE;
   else FSM_next_state = CHECK_LEN;
default: begin FSM_next_state = FSM_cur_state; end
```

### Generation of ap\_done and ap\_idle

• ap\_done

If the system finishs the last computation and streamout, assert ap\_done.

```
always@(posedge axis_clk) begin
  if(!axis_rst_n)
      ap_done <= 0;
  // deassert ap_done when ap_done was read
  else if(ap_done_read)
      ap_done <= 0;
  // assert ap_done when finished process and transection
  else if(FSM_next_state==DONE && last)
      ap_done <= 1;
  else
      ap_done <= ap_done;
and</pre>
```

• ap\_idle

If the fir\_engine finishs the last computation but not streaming out yet, assert ap\_idle.

```
always@(posedge axis_clk) begin
  if(!axis_rst_n)
      ap_idle <= 1;
  else if(ap_start)
      ap_idle <= 0;
  // assert ap_idle when fir finished last processing
  else if(FSM_next_state==STREAM_OUT && last)
      ap_idle <= 1;
  else
      ap_idle <= ap_idle;
end</pre>
```

## Resource usage (FF, LUT, BRAM)

FF	LUT	TAP BRAM(behavior)	DATA BRAM(behavior)	BRAM(physical)
148 (0.14%)	398 (0.75%)	11	11	0(0%)

## **Timing report**

### Minimum clock period

Timing on longest path Slack


```
Minimum clock period
10.842
```

## Timing on longest path, slack

10.704	0.001	
Max Delay Paths		
Slack (MET) :	0.001ns	(required time - arrival time)
Source:	FSM_oneh	ot_genblk1.FSM_cur_state_reg[4]/C
	(risin	g edge-triggered cell FDRE clocked by axis_cl
Destination:	genblk1.	u_FIR/genblk1.shift_reg[31]/D
	(risin	g edge-triggered cell FDRE clocked by axis_cl
Path Group:	axis_clk	
Path Type:	Setup (M	ax at Slow Process Corner)
Requirement:	10.842ns	(axis_clk rise@10.842ns - axis_clk rise@0.00
Data Path Delay:	10.704ns	(logic 7.856ns (73.390%) route 2.848ns (26
Logic Levels:	9 (CARR	Y4=4 DSP48E1=2 LUT2=2 LUT4=1)
Clock Path Skew:	-0.145ns	(DCD - SCD + CPR)
Destination Clock De	elay (DCD):	2.128ns = ( 12.970 - 10.842 )
Source Clock Delay	(SCD):	2.456ns
Clock Pessimism Remo	oval (CPR):	0.184ns
Clock Uncertainty:	0.035ns	$((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE$
Total System Jitter	(TSJ):	0.071ns
Total Input Jitter	(TIJ):	0.000ns
Discrete Jitter	(DJ):	0.000ns
Phase Error	(PE):	0.000ns


## **Simulation Waveform**

## Programming coefficient, and checking



When awready and awvalid are sampled, the combinational logic assign the tap\_we and tap\_Di according to the corresponding awaddr. Later, tap\_we and tap\_Di will be sampled at the rising clock edge, and write data into bram. And the tap\_Do shows the written data after a clock.


# Data-in (stream-in)



It first assert data\_WE until the bram transaction finishing. And 1 clock later, it assert ss\_tready to tell the host to transfer next data.


## **Data-out (stream-out)**






The correct result  $sm\_tdata$  will be sampled by host only when  $sm\_tvalid$ .

## **Controlling RAM access**




Since we use <code>bram11</code> for storing length and shift data, we must maintain the data pointer to read the correct shift data. Which result the first <code>data\_A</code> address would increase by <code>0x04</code>, where the first <code>tap\_A</code> address is <code>0x00</code>, in each iteration of fir computation.

## **FSM** state transition



FSM changes the phase correctly when the done signal asserted.

## **Reason for late submission**



Due to the Notebook SSD failure, I have to use the workstation to do the Lab before the SSD got repaired.