
SOC DESIGN LAB 5

TFAM 8

Architecture



Utilization

Slice logic

1	•		Prohibited	Available	++ Util%
Slice LUTs	6431	 0	0	53200	12.09
LUT as Logic	6245	0	0	53200	11.74
LUT as Memory	186	0	0	17400	1.07
LUT as Distributed RAM	18	0	İ		
LUT as Shift Register	168	0	İ		
Slice Registers	6132	0	0	106400	5.76
Register as Flip Flop	6132	0	0	106400	5.76
Register as Latch	0	0	0	106400	0.00
F7 Muxes	168	0	0	26600	0.63
F8 Muxes	47	0	0	13300	0.35
+	+		+		++

Memory

Site Type Used Fixed Prohibited Available Util% ++	+					+
Block RAM Tile	Site Type	Used	•		•	
RAMB18	RAMB36/FIFO* RAMB36E1 only RAMB18	3	0	0 0	140 140	4.29 2.14

Approximate utilize resource

ef Name	Lused	Functional Category
	03Cu 	
FDRE	4698	Flop & Latch
LUT6	2362	LUT
LUT3	1951	LUT
LUT5	1053	LUT
LUT4	1051	LUT
FDCE	1040	Flop & Latch
CARRY4	496	CarryLogic
LUT2	475	LUT LUT
LUT1	304	LUT
FDPE	282	Flop & Latch
MUXF7	168	MuxFx
SRL16E	146	Distributed Memory
BIBUF	130	10
FDSE	112	Flop & Latch
SRLC32E	64	Distributed Memory
MUXF8	47	MuxFx
RAMD32	26	Distributed Memory
RAMS32	8	Distributed Memory
BUFG	7	Clock
RAMB18E1	6	Block Memory
RAMB36E1	3	Block Memory
PS7	1	Specialized Resource

Read_romcode

This block is to copy the data in PS side into BRAM or write the data from BRAM to PS side

In each transaction, we have different bus to send the different base address.

For example, PS side set the port _BUS_0 just to send data to PL side, another transaction is vice

Versa.

Spiflash

spi slave only support read command and its mmio address is 0x03 owing to return the data from BRAM to Caravel

SPI protocal consist of MOSI MISO SCK SS and the transaction is serial transmiting from lsb to msb and the slave side also.

Caravel PS

In this PS side, the caravel provide a interface which is consist of AXI port to read the mprj bits.

The port can be in or out.

The programming address of mprj in is 0x10 and address of mprj out is 0x1c.

Reset control

After firmware loaded into RAM we start to execute reset control, and the riscv cpu start to running and send data to spi flash.

Screenshot of execution result

gcd_la:

```
# Check MPRJ_IO input/out/en
# 8x10 : Data signal of ps_mprj_in
bit 31-0 - ps_mprj_in[31:0] (Read/Write)
# 8x14 : Data signal of ps_mprj_in
# bit 5-0 - ps_mprj_in[37:32] (Read/Write)
# bit 5-0 - ps_mprj_out[31:0] (Read/Write)
# 6x1c : Data signal of ps_mprj_out
# bit 31-0 - ps_mprj_out[31:0] (Read)
# 6x20 : Data signal of ps_mprj_out
# bit 5-0 - ps_mprj_out[37:32] (Read)
# others - reserved
# 6x34 : Data signal of ps_mprj_en
bit 31-0 - ps_mprj_en[31:0] (Read)
# 8x38 : Data signal of ps_mprj_en
bit 5-0 - ps_mprj_en
# bit 5-0 - ps_mprj_en
# bit 5-0 - ps_mprj_en
# bit 5-0 - ps_mprj_en[37:32] (Read)
others - reserved
      print ("0x10 = ", hex(ipPS.read(0x10))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
  0x10 = 0x0

0x14 = 0x0

0x1c = 0x8

0x20 = 0x0

0x34 = 0xfffffff7

0x38 = 0x3f
    # Release Caravel reset
# 0x10 : Data signal of outpin_ctrl
# bit 0 - outpin_ctrl[0] (Read/Write)
# bit 0 - outpin_ctrl[0] (Read/Write)
print (ipOUTPIN.read(0x10))
poUTPIN.write(0x10, 1)
print (ipOUTPIN.read(0x10))
  # Check MPRJ_IO input/out/en
# 8x10 : Data signal of ps_mprj_in
# bit 31-0 - ps_mprj_in[31:0] (Read/Write)
# 8x14 : Data signal of ps_mprj_in
# bit 5-0 - ps_mprj_in[37:32] (Read/Write)
# others - reserved
# 8x1c : Data signal of ps_mprj_out
# bit 31-0 - ps_mprj_out[31:0] (Read)
# 8x20 : Data signal of ps_mprj_out
# bit 5-0 - ps_mprj_out[37:32] (Read)
# others - reserved
# 8x34 : Data signal of ps_mprj_en
# bit 31-0 - ps_mprj_en[31:0] (Read)
# 8x38 : Data signal of ps_mprj_en
# bit 5-0 - ps_mprj_en[31:0] (Read)
# bit 5-0 - ps_mprj_en[31:0] (Read)
# others - reserved
      print ("0x10 = ", hex(ipPS.read(0x10))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x14 = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
0x10 = 0x0

0x14 = 0x0

0x1c = 0xab40096d

0x20 = 0x0

0x34 = 0x0

0x38 = 0x3f
```

Counter_la:

```
# Check MPRJ_IO input/out/en
  # Check MPRA_10 input/out/en
# 0x10 : Data signal of ps.mprj_in
bit 31~0 - ps.mprj_in[31:0] (Read/Write)
# 0x14 : Data signal of ps.mprj_in
bit 5~0 - ps.mprj_in[37:32] (Read/Write)
# others - reserved
  # 0x1c: Sata signal of ps_mprj_out

# bit 31-0 - ps_mprj_out[31:0] (Read)

# 0x20 : Data signal of ps_mprj_out

bit 5-0 - ps_mprj_out[37:32] (Read)

# others - reserved
  # 0x34: Data signal of ps_mprj_en

# bit 31~0 - ps_mprj_en[31:0] (Read)

# 0x38: Data signal of ps_mprj_en

bit 5-0 - ps_mprj_en[37:32] (Read)

# others - reserved
  print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x2c)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
0 \times 10 = 0 \times 0
0x14 = 0x0
0x1c = 0x8
0x20 = 0x0
0x34 = 0xfffffff7
0x38 = 0x3f
   # Release Caravel reset
   # 0x10 : Data signal of outpin_ctrl
# bit 0 - outpin_ctrl[0] (Read/Write)
# others - reserved
   print (ipOUTPIN.read(0x10))
   ipOUTPIN.write(0x10, 1)
   print (ipOUTPIN.read(0x10))
   # Check MPRJ_IO input/out/en
 # Check MPRJ_IO input/out/en
# 0x10 : Data signal of ps_mprj_in
# bit 31-0 - ps_mprj_in[31:0] (Read/Write)
# 0x14 : Data signal of ps_mprj_in
# bit 5-0 - ps_mprj_in[37:32] (Read/Write)
# others - reserved
# 0x1c : Data signal of ps_mprj_out
# bit 31-0 - ps_mprj_out[31:0] (Read)
   # 0x20 : Data signal of ps_mprj_out

# bit 5~0 - ps_mprj_out[37:32] (Read)

# others - reserved
  # others - reserved
# 0x34 : Data signal of ps_mprj_en
bit 31~0 - ps_mprj_en[31:0] (Read)
# 0x38 : Data signal of ps_mprj_en
bit 5~0 - ps_mprj_en[37:32] (Read)
# others - reserved
  print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x20)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
0x10 = 0x0
0x14 = 0x0

0x14 = 0x0

0x1c = 0xab519ee2

0x20 = 0x0

0x34 = 0x0

0x38 = 0x3f
```

Counter_wb:

```
# Check MPRJ_IO input/out/en
 # 0x10: Data signal of ps.mprj_in

# bit 31-0 - ps_mprj_in[31:0] (Read/Write)

# 0x14: Data signal of ps_mprj_in

bit 5-0 - ps_mprj_in[37:32] (Read/Write)

# others - reserved
 # others - reserved
# 0x1c : Data signal of ps_mprj_out
bit 31-0 - ps_mprj_out[31:0] (Read)
# 0x20 : Data signal of ps_mprj_out
bit 5-0 - ps_mprj_out[37:32] (Read)
# others - reserved
   # 0x34 : Data signal of ps_mprj_en
 # bit 31~0 - ps_mprj_en[31:0] (Read)
# 0x38 : Data signal of ps_mprj_en
bit 5~0 - ps_mprj_en[37:32] (Read)
others - reserved
 print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x2d)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
0x10 = 0x0
0x14 = 0x0
0x1c = 0x8
0x20 = 0x0
0x34 = 0xfffffff7
0x38 = 0x3f
  # Release Caravel reset
  # 0x10 : Data signal of outpin_ctrl
 # bit 0 - outpin_ctrl[0] (Read/Write)
# others - reserved
  print (ipOUTPIN.read(0x10))
 ipOUTPIN.write(0x10, 1)
print (ipOUTPIN.read(0x10))
  # Check MPRJ_IO input/out/en
 # Check Marks_10 input/out/en
# 0x10 : Data signal of ps_mprj_in
# bit 31-0 - ps_mprj_in[31:0] (Read/Write)
# 0x14 : Data signal of ps_mprj_in
# bit 5-0 - ps_mprj_in[37:32] (Read/Write)
# others - reserved
  # 0x1c : Data signal of ps_mprj_out
  # bit 31-0 - ps_mprj_out[31:0] (Read)
# 0x20 : Data signal of ps_mprj_out
# bit 5-0 - ps_mprj_out[37:32] (Read)
# others - reserved
   # 0x34 : Data signal of ps_mprj_en
  # bit 31~0 - ps_mprj_en[31:0] (Read)
# 0x38 : Data signal of ps_mprj_en
bit 5~0 - ps_mprj_en[37:32] (Read)
# others - reserved
 print ("0x10 = ", hex(ipPS.read(0x10)))
print ("0x14 = ", hex(ipPS.read(0x14)))
print ("0x1c = ", hex(ipPS.read(0x1c)))
print ("0x20 = ", hex(ipPS.read(0x2d)))
print ("0x34 = ", hex(ipPS.read(0x34)))
print ("0x38 = ", hex(ipPS.read(0x38)))
0 \times 10 = 0 \times 0
0 \times 14 = 0 \times 0
0x1c = 0xab600008
0 \times 20 = 0 \times 2
0x34 = 0xfff7
0x38 = 0x37
```

Review

In this lab, we have learned how to use caravel soc in real FPGA to deploy a platform and its detail. In lab, writing a robust firmware code is essential because the firmware code can drastically affect the performance. It is also a good practice to have experience like how to use wishbone but in IP mode as protocol to transfer data to user project and use mprj pin to deliver result which is from fir back to RISC CPU. Although this time we have not yet analyze IP Verilog code in detail. I will try to look into the ip code deeper as a good challenge.