


18.08.10



# Contents

<b>1</b>	<b>Introduction</b>	<b>3</b>
<b>2</b>	<b>Data Structure Index</b>	<b>4</b>
2.1	Data Structures . . . . .	4
<b>3</b>	<b>File Index</b>	<b>5</b>
3.1	File List . . . . .	5
<b>4</b>	<b>Data Structure Documentation</b>	<b>6</b>
4.1	adv7513ElementType Struct Reference . . . . .	6
4.2	config_element_type Struct Reference . . . . .	6
4.3	osEEPROMDev_t Struct Reference . . . . .	6
4.4	tyMcp3424Config Struct Reference . . . . .	6
4.5	tyMcp3424Handle Struct Reference . . . . .	7
<b>5</b>	<b>File Documentation</b>	<b>8</b>
5.1	include/DrvADV7513.h File Reference . . . . .	8
5.1.1	Detailed Description . . . . .	8
5.2	include/DrvADV7513Configs.h File Reference . . . . .	8
5.2.1	Detailed Description . . . . .	9
5.3	include/DrvCDCEL.h File Reference . . . . .	9
5.3.1	Detailed Description . . . . .	9
5.4	include/DrvCdcelConfigs.h File Reference . . . . .	10
5.4.1	Detailed Description . . . . .	10
5.5	include/DrvMcp3424.h File Reference . . . . .	10
5.5.1	Detailed Description . . . . .	10
5.5.2	Function Documentation . . . . .	11
5.6	include/DrvMcp3424Defines.h File Reference . . . . .	12
5.6.1	Detailed Description . . . . .	13
5.7	include/DrvWm8325Defines.h File Reference . . . . .	13

- 5.7.1 Detailed Description . . . . . 75
  - 5.7.2 Macro Definition Documentation . . . . . 75
- 5.8 osDrivers/include/OsADV7513.h File Reference . . . . . 76
  - 5.8.1 Detailed Description . . . . . 77
- 5.9 osDrivers/include/OsEEPROM.h File Reference . . . . . 77
  - 5.9.1 Detailed Description . . . . . 77
- 5.10 osDrivers/include/OsImx208.h File Reference . . . . . 77
  - 5.10.1 Detailed Description . . . . . 78
- 5.11 osDrivers/include/OsImx214.h File Reference . . . . . 78
  - 5.11.1 Detailed Description . . . . . 78
- 5.12 osDrivers/include/OsOv7750.h File Reference . . . . . 78
  - 5.12.1 Detailed Description . . . . . 78

**Index** **80**

## Chapter 1

# Introduction

This document describes the lower level "Ic" Drivers that are provided for use with Myriad2. The Myriad2 Platform Data Sheet may also be used as a cross reference.

# Chapter 2

## Data Structure Index

### 2.1 Data Structures

Here are the data structures with brief descriptions:

<a href="#">adv7513ElementType</a>	6
<a href="#">config_element_type</a>	6
<a href="#">osEEPROMDev_t</a>	6
<a href="#">tyMcp3424Config</a>	6
<a href="#">tyMcp3424Handle</a>	7

# Chapter 3

## File Index

### 3.1 File List

Here is a list of all documented files with brief descriptions:

include/ <a href="#">DrvADV7513.h</a>	
IC Driver for the HDMI ADV7513 chip . . . . .	8
include/ <a href="#">DrvADV7513Configs.h</a>	
IC Driver for the External PLL CDCE913PW . . . . .	8
include/ <a href="#">DrvCDCEL.h</a>	
API to the Driver for the External PLL CDCE913PW . . . . .	9
include/ <a href="#">DrvCdcelConfigs.h</a>	
IC Driver for the External PLL CDCE913PW . . . . .	10
include/ <a href="#">DrvMcp3424.h</a>	
API to the Driver for the MCP3424 ADC chip . . . . .	10
include/ <a href="#">DrvMcp3424Defines.h</a>	
Definitions and types needed by the MCP3424 ADC Device Driver API . . . . .	12
include/ <a href="#">DrvWm8325Defines.h</a>	
Definitions and types needed by the WM8325 Power Management Driver API . . . . .	13
osDrivers/include/ <a href="#">OsADV7513.h</a>	
IC Driver for the HDMI ADV7513 chip . . . . .	76
osDrivers/include/ <a href="#">OsEEPROM.h</a>	
MV0182 R4 =< EEPROM driver . . . . .	77
osDrivers/include/ <a href="#">OsImx208.h</a> . . . . .	77
osDrivers/include/ <a href="#">OsImx214.h</a> . . . . .	78
osDrivers/include/ <a href="#">OsOv7750.h</a>	
IC Driver for the HDMI ADV7513 chip . . . . .	78

## Chapter 4

# Data Structure Documentation

### 4.1 `adv7513ElementType` Struct Reference

#### Data Fields

- `u8 address`
- `u8 value`
- `u8 checkBackWrittenVal`

### 4.2 `config_element_type` Struct Reference

#### Data Fields

- `u8 address`
- `u8 value`

### 4.3 `osEEPROMDev_t` Struct Reference

#### Data Fields

- `s32 address_length`
- `u32 eeprom_size`

### 4.4 `tyMcp3424Config` Struct Reference

#### Data Fields

- `u8 RdyN`
- `u8 initialChannel`
- `u8 mode`
- `u8 gain`
- `u8 sampleRate`

## 4.5 `tyMcp3424Handle` Struct Reference

### Data Fields

- `I2CM_Device * i2cDev`
- `u32 i2cAddr`
- `u32 targetChannel`
- `tyMcp3424Config mcpChanConfigs` [MCP\_NUM\_CHANNELS]



## Chapter 5

# File Documentation

### 5.1 `include/DrvADV7513.h` File Reference

IC Driver for the HDMI ADV7513 chip.

```
#include "DrvI2cMaster.h"
```

#### Typedefs

- typedef enum ADV7513ContfigMode **ADV7513ContfigMode\_t**

#### Enumerations

- enum **ADV7513ContfigMode** { **ADV7513\_720P30**, **ADV7513\_1080P60** }

#### Functions

- u8 **initADV7513reg** (I2CM\_Device \*dev, ADV7513ContfigMode\_t cfg)

#### 5.1.1 Detailed Description

IC Driver for the HDMI ADV7513 chip.

#### Copyright

All code copyright Movidius Ltd 2014, all rights reserved. For License Warranty see:  
common/license.txt

### 5.2 `include/DrvADV7513Configs.h` File Reference

IC Driver for the External PLL CDCE913PW.

```
#include <mv_types.h>
```

## Data Structures

- struct `adv7513ElementType`

## Macros

- #define **SELECT\_BYTE\_ACCESS** (1 << 7)

### 5.2.1 Detailed Description

IC Driver for the External PLL CDCE913PW.

#### Copyright

All code copyright Movidius Ltd 2012, all rights reserved. For License Warranty see: `common/license.txt`

## 5.3 `include/DrvCDCEL.h` File Reference

API to the Driver for the External PLL CDCE913PW.

```
#include "DrvI2cMaster.h"
```

## Macros

- #define **EXT\_PLL\_CFG\_74MHZ** (1)
- #define **EXT\_PLL\_CFG\_111MHZ** (2)
- #define **EXT\_PLL\_CFG\_148MHZ** (3)
- #define **EXT\_PLL\_CFG\_74\_24\_24MHZ** (4)
- #define **EXT\_PLL\_CFG\_148\_24\_24MHZ** (5)
- #define **EXT\_PLL\_CFG\_74\_24\_16MHZ** (6)
- #define **EXT\_PLL\_CFG\_148\_37MHZ** (7)

## Functions

- int **CDCE913Configure** (I2CM\_Device \*dev, u32 config\_index)
- int **CDCE925Configure** (I2CM\_Device \*dev, u32 config\_index)

### 5.3.1 Detailed Description

API to the Driver for the External PLL CDCE913PW.

#### Copyright

All code copyright Movidius Ltd 2014, all rights reserved For License Warranty see: `common/license.txt`

## 5.4 include/DrvCdcclConfigs.h File Reference

IC Driver for the External PLL CDCE913PW.

```
#include <mv_types.h>
```

### Data Structures

- struct [config\\_element\\_type](#)

### Macros

- #define **SELECT\_BYTE\_ACCESS** (1 << 7)

#### 5.4.1 Detailed Description

IC Driver for the External PLL CDCE913PW.

#### Copyright

All code copyright Movidius Ltd 2012, all rights reserved. For License Warranty see: common/license.txt

## 5.5 include/DrvMcp3424.h File Reference

API to the Driver for the MCP3424 ADC chip.

```
#include "DrvMcp3424Defines.h"
```

### Functions

- int [Mcp3424Init](#) ([tyMcp3424Handle](#) \*mcpHandle, I2CM\_Device \*i2cDev, u32 i2cAddr)
- int [Mcp3424ReadChannelOneShot](#) ([tyMcp3424Handle](#) \*mcpHandle, [tyMcpChannel](#) channel, u32 \*resultNV, [tyMcp3424Config](#) \*chanCfgReturn)
- int [Mcp3424SampleAdcResult](#) ([tyMcp3424Handle](#) \*mcpHandle, u32 \*resultNV, [tyMcp3424Config](#) \*chanCfgReturn)
- int [Mcp3424ApplyCustomConfig](#) ([tyMcp3424Handle](#) \*mcpHandle, [tyMcp3424Config](#) \*cfg)

#### 5.5.1 Detailed Description

API to the Driver for the MCP3424 ADC chip.

#### Copyright

All code copyright Movidius Ltd 2014, all rights reserved For License Warranty see: common/license.txt

## 5.5.2 Function Documentation

`int Mcp3424ApplyCustomConfig ( tyMcp3424Handle * mcpHandle, tyMcp3424Config * cfg )`

Adjust the configuration of a single channel of a preinitialised MCP ADC device

Passed a handle for a pre-initialised MCP device and a pointer to an `Mcp3424` config structure containing the desired MCP config change This configuration change will apply to a single channel of the ADC as defined by the `chan` member of the configuration structure.

Parameters

in	<i>pointer</i>	to preinitialised handle for this MCP3424 device of type <a href="#">tyMcp3424Handle</a>
in	<i>pointer</i>	to config structure containing the desired configuration modification

Returns

0 on Success

`int Mcp3424Init ( tyMcp3424Handle * mcpHandle, I2CM_Device * i2cDev, u32 i2cAddr )`

Initialise the MCP3424 IC Driver

Passed a handle for a preconfigured I2C device and the address of the specific MCP3424 device on that bus The driver applies a default ADC configuration to the device Returns an initialised handle to the MCP3424 driver

Parameters

out	<i>pointer</i>	to storage for a handle for this MCP3424 device of type <a href="#">tyMcp3424Handle</a>
in	<i>pointer</i>	to a preinitialised I2C device that is connected to the IC
in	<i>I2C</i>	address of the specific target MCP3424 device on this I2C bus

Returns

0 on Success

`int Mcp3424ReadChannelOneShot ( tyMcp3424Handle * mcpHandle, tyMcpChannel channel, u32 * resultNV, tyMcp3424Config * chanCfgReturn )`

Perform a single ADC operation on the target Channel (one shot mode)

Passed a handle for a pre-initialised MCP device Returns an integer value containing the raw ADC result in units of nano-volts Can also optionally return a channel configuration so the caller can determine gain and sample rate

Parameters

out	<i>pointer</i>	to preinitialised handle for this MCP3424 device of type <a href="#">tyMcp3424-Handle</a>
in	<i>ID</i>	of target ADC channel to measure
out	<i>Pointer</i>	to storage for the result of the measurement in NanoVolts
out	<i>Pointer</i>	to storage used to return configuration of the ADC Channel (NULL if not needed)

#### Returns

0 on Success

```
int Mcp3424SampleAdcResult ( tyMcp3424Handle * mcpHandle, u32 * resultNV,
tyMcp3424Config * chanCfgReturn )
```

Sample the targeted ADC to get see if it has a sample ready

Passed a handle for a pre-initialised MCP device Returns an integer value containing the raw ADC result in units of nano-volts Can also optionally return a channel configuration so the caller can determine gain and sample rate, targetted channel and also the RdyN field which is low when the sample returned is a new sample

#### Parameters

out	<i>pointer</i>	to preinitialised handle for this MCP3424 device of type <a href="#">tyMcp3424-Handle</a>
out	<i>Pointer</i>	to storage for the result of the measurement in NanoVolts
out	<i>Pointer</i>	to storage used to return configuration of the ADC Channel (NULL if not needed)

#### Returns

0 on Success

## 5.6 [include/DrvMcp3424Defines.h](#) File Reference

Definitions and types needed by the MCP3424 ADC Device Driver API.

```
#include "DrvI2cMasterDefines.h"
#include "DrvCommon.h"
```

#### Data Structures

- struct [tyMcp3424Config](#)
- struct [tyMcp3424Handle](#)

#### Macros

- #define **MCP\_NUM\_CHANNELS** (4)

## Enumerations

- enum **tyMcpErrorCode** {  
**DRV\_MCP3424\_DRV\_SUCCESS** = MYR\_DRV\_SUCCESS, **DRV\_MCP3424\_DRV\_ERROR** = MYR\_DRV\_ERROR, **DRV\_MCP3424\_DRV\_NOT\_INITIALIZED** = MYR\_DRV\_NOT\_INITIALIZED, **DRV\_MCP3424\_DRV\_ALREADY\_INITIALIZED** = MYR\_DRV\_ALREADY\_INITIALIZED,  
**DRV\_MCP3424\_I2C\_ERR** = MYR\_DRV\_CUSTOM\_CODE\_START\_OFFSET }
- enum **tyMcpDeviceId** {  
**MCP\_DEV\_A** = 0, **MCP\_DEV\_B** = 1, **MCP\_DEV\_C** = 2, **MCP\_DEV\_D** = 3,  
**MCP\_DEV\_END** = 4 }
- enum **tyMcpChannel** { **CHAN\_1** = 0, **CHAN\_2** = 1, **CHAN\_3** = 2, **CHAN\_4** = 3 }
- enum **tyMcpGain** { **GAIN\_X1** = 0, **GAIN\_X2** = 1, **GAIN\_X4** = 2, **GAIN\_X8** = 3 }
- enum **tyMcpRate** { **SPS\_240** = 0, **SPS\_60** = 1, **SPS\_15** = 2, **SPS\_3\_75** = 3 }
- enum **tyMcpMode** { **MODE\_ONESHOT** = 0, **MODE\_CONTINUOUS** = 1 }

### 5.6.1 Detailed Description

Definitions and types needed by the MCP3424 ADC Device Driver API.

#### Copyright

All code copyright Movidius Ltd 2012, all rights reserved For License Warranty see:  
 : common/license.txt

## 5.7 include/DrvWm8325Defines.h File Reference

Definitions and types needed by the WM8325 Power Management Driver API.

#### Macros

- #define **WM8325\_RESET\_ID** (0x00)
- #define **WM8325\_REVISION** (0x01)
- #define **WM8325\_PARENT\_ID** (0x4000)
- #define **WM8325\_SYSVDD\_CONTROL** (0x4001)
- #define **WM8325\_THERMAL\_MONITORING** (0x4002)
- #define **WM8325\_POWER\_STATE** (0x4003)
- #define **WM8325\_WATCHDOG** (0x4004)
- #define **WM8325\_ON\_PIN\_CONTROL** (0x4005)
- #define **WM8325\_RESET\_CONTROL** (0x4006)
- #define **WM8325\_CONTROL\_INTERFACE** (0x4007)
- #define **WM8325\_SECURITY\_KEY** (0x4008)
- #define **WM8325\_SOFTWARE\_SCRATCH** (0x4009)
- #define **WM8325\_OTP\_CONTROL** (0x400A)
- #define **WM8325\_GPIO\_LEVEL** (0x400C)
- #define **WM8325\_SYSTEM\_STATUS** (0x400D)
- #define **WM8325\_ON\_SOURCE** (0x400E)

- #define **WM8325\_OFF\_SOURCE** (0x400F)
- #define **WM8325\_SYSTEM\_INTERRUPTS** (0x4010)
- #define **WM8325\_INTERRUPT\_STATUS\_1** (0x4011)
- #define **WM8325\_INTERRUPT\_STATUS\_2** (0x4012)
- #define **WM8325\_INTERRUPT\_STATUS\_3** (0x4013)
- #define **WM8325\_INTERRUPT\_STATUS\_4** (0x4014)
- #define **WM8325\_INTERRUPT\_STATUS\_5** (0x4015)
- #define **WM8325\_IRQ\_CONFIG** (0x4017)
- #define **WM8325\_SYSTEM\_INTERRUPTS\_MASK** (0x4018)
- #define **WM8325\_INTERRUPT\_STATUS\_1\_MASK** (0x4019)
- #define **WM8325\_INTERRUPT\_STATUS\_2\_MASK** (0x401A)
- #define **WM8325\_INTERRUPT\_STATUS\_3\_MASK** (0x401B)
- #define **WM8325\_INTERRUPT\_STATUS\_4\_MASK** (0x401C)
- #define **WM8325\_INTERRUPT\_STATUS\_5\_MASK** (0x401D)
- #define **WM8325\_RTC\_WRITE\_COUNTER** (0x4020)
- #define **WM8325\_RTC\_TIME\_1** (0x4021)
- #define **WM8325\_RTC\_TIME\_2** (0x4022)
- #define **WM8325\_RTC\_ALARM\_1** (0x4023)
- #define **WM8325\_RTC\_ALARM\_2** (0x4024)
- #define **WM8325\_RTC\_CONTROL** (0x4025)
- #define **WM8325\_RTC\_TRIM** (0x4026)
- #define **WM8325\_AUXADC\_DATA** (0x402D)
- #define **WM8325\_AUXADC\_CONTROL** (0x402E)
- #define **WM8325\_AUXADC\_SOURCE** (0x402F)
- #define **WM8325\_COMPARATOR\_CONTROL** (0x4030)
- #define **WM8325\_COMPARATOR\_1** (0x4031)
- #define **WM8325\_COMPARATOR\_2** (0x4032)
- #define **WM8325\_COMPARATOR\_3** (0x4033)
- #define **WM8325\_COMPARATOR\_4** (0x4034)
- #define **WM8325\_GPIO1\_CONTROL** (0x4038)
- #define **WM8325\_GPIO2\_CONTROL** (0x4039)
- #define **WM8325\_GPIO3\_CONTROL** (0x403A)
- #define **WM8325\_GPIO4\_CONTROL** (0x403B)
- #define **WM8325\_GPIO5\_CONTROL** (0x403C)
- #define **WM8325\_GPIO6\_CONTROL** (0x403D)
- #define **WM8325\_GPIO7\_CONTROL** (0x403E)
- #define **WM8325\_GPIO8\_CONTROL** (0x403F)
- #define **WM8325\_GPIO9\_CONTROL** (0x4040)
- #define **WM8325\_GPIO10\_CONTROL** (0x4041)
- #define **WM8325\_GPIO11\_CONTROL** (0x4042)
- #define **WM8325\_GPIO12\_CONTROL** (0x4043)
- #define **WM8325\_BACKUP\_CHARGER\_CONTROL** (0x404B)
- #define **WM8325\_STATUS\_LED\_1** (0x404C)
- #define **WM8325\_STATUS\_LED\_2** (0x404D)
- #define **WM8325\_DCDC\_ENABLE** (0x4050)
- #define **WM8325\_LDO\_ENABLE** (0x4051)
- #define **WM8325\_DCDC\_STATUS** (0x4052)

- #define **WM8325\_LDO\_STATUS** (0x4053)
- #define **WM8325\_DCDC\_UV\_STATUS** (0x4054)
- #define **WM8325\_LDO\_UV\_STATUS** (0x4055)
- #define **WM8325\_DC1\_CONTROL\_1** (0x4056)
- #define **WM8325\_DC1\_CONTROL\_2** (0x4057)
- #define **WM8325\_DC1\_ON\_CONFIG** (0x4058)
- #define **WM8325\_DC1\_SLEEP\_CONTROL** (0x4059)
- #define **WM8325\_DC1\_DVS\_CONTROL** (0x405A)
- #define **WM8325\_DC2\_CONTROL\_1** (0x405B)
- #define **WM8325\_DC2\_CONTROL\_2** (0x405C)
- #define **WM8325\_DC2\_ON\_CONFIG** (0x405D)
- #define **WM8325\_DC2\_SLEEP\_CONTROL** (0x405E)
- #define **WM8325\_DC2\_DVS\_CONTROL** (0x405F)
- #define **WM8325\_DC3\_CONTROL\_1** (0x4060)
- #define **WM8325\_DC3\_CONTROL\_2** (0x4061)
- #define **WM8325\_DC3\_ON\_CONFIG** (0x4062)
- #define **WM8325\_DC3\_SLEEP\_CONTROL** (0x4063)
- #define **WM8325\_DC4\_CONTROL\_1** (0x4064)
- #define **WM8325\_DC4\_CONTROL\_2** (0x4065)
- #define **WM8325\_DC4\_ON\_CONFIG** (0x4066)
- #define **WM8325\_DC4\_SLEEP\_CONTROL** (0x4067)
- #define **WM8325\_LDO1\_CONTROL** (0x4068)
- #define **WM8325\_LDO1\_ON\_CONTROL** (0x4069)
- #define **WM8325\_LDO1\_SLEEP\_CONTROL** (0x406A)
- #define **WM8325\_LDO2\_CONTROL** (0x406B)
- #define **WM8325\_LDO2\_ON\_CONTROL** (0x406C)
- #define **WM8325\_LDO2\_SLEEP\_CONTROL** (0x406D)
- #define **WM8325\_LDO3\_CONTROL** (0x406E)
- #define **WM8325\_LDO3\_ON\_CONTROL** (0x406F)
- #define **WM8325\_LDO3\_SLEEP\_CONTROL** (0x4070)
- #define **WM8325\_LDO4\_CONTROL** (0x4071)
- #define **WM8325\_LDO4\_ON\_CONTROL** (0x4072)
- #define **WM8325\_LDO4\_SLEEP\_CONTROL** (0x4073)
- #define **WM8325\_LDO5\_CONTROL** (0x4074)
- #define **WM8325\_LDO5\_ON\_CONTROL** (0x4075)
- #define **WM8325\_LDO5\_SLEEP\_CONTROL** (0x4076)
- #define **WM8325\_LDO6\_CONTROL** (0x4077)
- #define **WM8325\_LDO6\_ON\_CONTROL** (0x4078)
- #define **WM8325\_LDO6\_SLEEP\_CONTROL** (0x4079)
- #define **WM8325\_LDO7\_CONTROL** (0x407A)
- #define **WM8325\_LDO7\_ON\_CONTROL** (0x407B)
- #define **WM8325\_LDO7\_SLEEP\_CONTROL** (0x407C)
- #define **WM8325\_LDO8\_CONTROL** (0x407D)
- #define **WM8325\_LDO8\_ON\_CONTROL** (0x407E)
- #define **WM8325\_LDO8\_SLEEP\_CONTROL** (0x407F)
- #define **WM8325\_LDO9\_CONTROL** (0x4080)
- #define **WM8325\_LDO9\_ON\_CONTROL** (0x4081)



- #define **WM8325\_LDO9\_SLEEP\_CONTROL** (0x4082)
- #define **WM8325\_LDO10\_CONTROL** (0x4083)
- #define **WM8325\_LDO10\_ON\_CONTROL** (0x4084)
- #define **WM8325\_LDO10\_SLEEP\_CONTROL** (0x4085)
- #define **WM8325\_LDO11\_ON\_CONTROL** (0x4087)
- #define **WM8325\_LDO11\_SLEEP\_CONTROL** (0x4088)
- #define **WM8325\_EPE1\_CONTROL** (0x4089)
- #define **WM8325\_EPE2\_CONTROL** (0x408A)
- #define **WM8325\_POWER\_GOOD\_SOURCE\_1** (0x408E)
- #define **WM8325\_POWER\_GOOD\_SOURCE\_2** (0x408F)
- #define **WM8325\_CLOCK\_CONTROL\_1** (0x4090)
- #define **WM8325\_CLOCK\_CONTROL\_2** (0x4091)
- #define **WM8325\_UNIQUE\_ID\_1** (0x7800)
- #define **WM8325\_UNIQUE\_ID\_2** (0x7801)
- #define **WM8325\_UNIQUE\_ID\_3** (0x7802)
- #define **WM8325\_UNIQUE\_ID\_4** (0x7803)
- #define **WM8325\_UNIQUE\_ID\_5** (0x7804)
- #define **WM8325\_UNIQUE\_ID\_6** (0x7805)
- #define **WM8325\_UNIQUE\_ID\_7** (0x7806)
- #define **WM8325\_UNIQUE\_ID\_8** (0x7807)
- #define **WM8325\_CUSTOMER\_OTP\_ID** (0x7810)
- #define **WM8325\_DC1\_OTP\_CONTROL** (0x7811)
- #define **WM8325\_DC2\_OTP\_CONTROL** (0x7812)
- #define **WM8325\_DC3\_OTP\_CONTROL** (0x7813)
- #define **WM8325\_LDO1\_2\_OTP\_CONTROL** (0x7814)
- #define **WM8325\_LDO3\_4\_OTP\_CONTROL** (0x7815)
- #define **WM8325\_LDO5\_6\_OTP\_CONTROL** (0x7816)
- #define **WM8325\_LDO7\_8\_OTP\_CONTROL** (0x7817)
- #define **WM8325\_LDO9\_10\_OTP\_CONTROL** (0x7818)
- #define **WM8325\_LDO11\_EPE\_CONTROL** (0x7819)
- #define **WM8325\_GPIO1\_OTP\_CONTROL** (0x781A)
- #define **WM8325\_GPIO2\_OTP\_CONTROL** (0x781B)
- #define **WM8325\_GPIO3\_OTP\_CONTROL** (0x781C)
- #define **WM8325\_GPIO4\_OTP\_CONTROL** (0x781D)
- #define **WM8325\_GPIO5\_OTP\_CONTROL** (0x781E)
- #define **WM8325\_GPIO6\_OTP\_CONTROL** (0x781F)
- #define **WM8325\_ICE\_CHECK\_DATA** (0x7827)
- #define **WM8325\_REGISTER\_COUNT** (147)
- #define **WM8325\_MAX\_REGISTER** (0x7827)
- #define **WM8325\_CHIP\_ID\_MASK** (0xFFFF) /\* CHIP\_ID - [15:0] \*/
- #define **WM8325\_CHIP\_ID\_SHIFT** (0) /\* CHIP\_ID - [15:0] \*/
- #define **WM8325\_CHIP\_ID\_WIDTH** (16) /\* CHIP\_ID - [15:0] \*/
- #define **WM8325\_PARENT\_REV\_MASK** (0xFF00) /\* PARENT\_REV - [15:8] \*/
- #define **WM8325\_PARENT\_REV\_SHIFT** (8) /\* PARENT\_REV - [15:8] \*/
- #define **WM8325\_PARENT\_REV\_WIDTH** (8) /\* PARENT\_REV - [15:8] \*/
- #define **WM8325\_CHILD\_REV\_MASK** (0x00FF) /\* CHILD\_REV - [7:0] \*/
- #define **WM8325\_CHILD\_REV\_SHIFT** (0) /\* CHILD\_REV - [7:0] \*/

- #define **WM8325\_CHILD\_REV\_WIDTH** (8) /\* CHILD\_REV - [7:0] \*/
- #define **WM8325\_PARENT\_ID\_MASK** (0xFFFF) /\* PARENT\_ID - [15:0] \*/
- #define **WM8325\_PARENT\_ID\_SHIFT** (0) /\* PARENT\_ID - [15:0] \*/
- #define **WM8325\_PARENT\_ID\_WIDTH** (16) /\* PARENT\_ID - [15:0] \*/
- #define **WM8325\_SYSLO\_ERR\_ACT\_MASK** (0xC000) /\* SYSLO\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_SYSLO\_ERR\_ACT\_SHIFT** ( 14) /\* SYSLO\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_SYSLO\_ERR\_ACT\_WIDTH** ( 2) /\* SYSLO\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_SYSLO\_STS** (0x0800) /\* SYSLO\_STS \*/
- #define **WM8325\_SYSLO\_STS\_MASK** (0x0800) /\* SYSLO\_STS \*/
- #define **WM8325\_SYSLO\_STS\_SHIFT** (11) /\* SYSLO\_STS \*/
- #define **WM8325\_SYSLO\_STS\_WIDTH** (1) /\* SYSLO\_STS \*/
- #define **WM8325\_SYSLO\_THR\_MASK** (0x0070) /\* SYSLO\_THR - [6:4] \*/
- #define **WM8325\_SYSLO\_THR\_SHIFT** (4) /\* SYSLO\_THR - [6:4] \*/
- #define **WM8325\_SYSLO\_THR\_WIDTH** (3) /\* SYSLO\_THR - [6:4] \*/
- #define **WM8325\_SYSOK\_THR\_MASK** (0x0007) /\* SYSOK\_THR - [2:0] \*/
- #define **WM8325\_SYSOK\_THR\_SHIFT** (0) /\* SYSOK\_THR - [2:0] \*/
- #define **WM8325\_SYSOK\_THR\_WIDTH** (3) /\* SYSOK\_THR - [2:0] \*/
- #define **WM8325\_THW\_HYST** (0x0008) /\* THW\_HYST \*/
- #define **WM8325\_THW\_HYST\_MASK** (0x0008) /\* THW\_HYST \*/
- #define **WM8325\_THW\_HYST\_SHIFT** (3) /\* THW\_HYST \*/
- #define **WM8325\_THW\_HYST\_WIDTH** (1) /\* THW\_HYST \*/
- #define **WM8325\_THW\_TEMP\_MASK** (0x0003) /\* THW\_TEMP - [1:0] \*/
- #define **WM8325\_THW\_TEMP\_SHIFT** (0) /\* THW\_TEMP - [1:0] \*/
- #define **WM8325\_THW\_TEMP\_WIDTH** (2) /\* THW\_TEMP - [1:0] \*/
- #define **WM8325\_CHIP\_ON** (0x8000) /\* CHIP\_ON \*/
- #define **WM8325\_CHIP\_ON\_MASK** (0x8000) /\* CHIP\_ON \*/
- #define **WM8325\_CHIP\_ON\_SHIFT** ( 15) /\* CHIP\_ON \*/
- #define **WM8325\_CHIP\_ON\_WIDTH** ( 1) /\* CHIP\_ON \*/
- #define **WM8325\_CHIP\_SLP** (0x4000) /\* CHIP\_SLP \*/
- #define **WM8325\_CHIP\_SLP\_MASK** (0x4000) /\* CHIP\_SLP \*/
- #define **WM8325\_CHIP\_SLP\_SHIFT** ( 14) /\* CHIP\_SLP \*/
- #define **WM8325\_CHIP\_SLP\_WIDTH** ( 1) /\* CHIP\_SLP \*/
- #define **WM8325\_REF\_LP** (0x1000) /\* REF\_LP \*/
- #define **WM8325\_REF\_LP\_MASK** (0x1000) /\* REF\_LP \*/
- #define **WM8325\_REF\_LP\_SHIFT** ( 12) /\* REF\_LP \*/
- #define **WM8325\_REF\_LP\_WIDTH** ( 1) /\* REF\_LP \*/
- #define **WM8325\_PWRSTATE\_DLY\_MASK** (0x0C00) /\* PWRSTATE\_DLY - [11:10] \*/
- #define **WM8325\_PWRSTATE\_DLY\_SHIFT** ( 10) /\* PWRSTATE\_DLY - [11:10] \*/
- #define **WM8325\_PWRSTATE\_DLY\_WIDTH** ( 2) /\* PWRSTATE\_DLY - [11:10] \*/
- #define **WM8325\_SWRST\_DLY** (0x0200) /\* SWRST\_DLY \*/
- #define **WM8325\_SWRST\_DLY\_MASK** (0x0200) /\* SWRST\_DLY \*/
- #define **WM8325\_SWRST\_DLY\_SHIFT** ( 9) /\* SWRST\_DLY \*/
- #define **WM8325\_SWRST\_DLY\_WIDTH** ( 1) /\* SWRST\_DLY \*/
- #define **WM8325\_WDOG\_ENA** (0x8000) /\* WDOG\_ENA \*/
- #define **WM8325\_WDOG\_ENA\_MASK** (0x8000) /\* WDOG\_ENA \*/
- #define **WM8325\_WDOG\_ENA\_SHIFT** ( 15) /\* WDOG\_ENA \*/
- #define **WM8325\_WDOG\_ENA\_WIDTH** ( 1) /\* WDOG\_ENA \*/

- #define **WM8325\_WDOG\_DEBUG** (0x4000) /\* WDOG\_DEBUG \*/
- #define **WM8325\_WDOG\_DEBUG\_MASK** (0x4000) /\* WDOG\_DEBUG \*/
- #define **WM8325\_WDOG\_DEBUG\_SHIFT** ( 14) /\* WDOG\_DEBUG \*/
- #define **WM8325\_WDOG\_DEBUG\_WIDTH** ( 1) /\* WDOG\_DEBUG \*/
- #define **WM8325\_WDOG\_RST\_SRC** (0x2000) /\* WDOG\_RST\_SRC \*/
- #define **WM8325\_WDOG\_RST\_SRC\_MASK** (0x2000) /\* WDOG\_RST\_SRC \*/
- #define **WM8325\_WDOG\_RST\_SRC\_SHIFT** ( 13) /\* WDOG\_RST\_SRC \*/
- #define **WM8325\_WDOG\_RST\_SRC\_WIDTH** ( 1) /\* WDOG\_RST\_SRC \*/
- #define **WM8325\_WDOG\_SLPENA** (0x1000) /\* WDOG\_SLPENA \*/
- #define **WM8325\_WDOG\_SLPENA\_MASK** (0x1000) /\* WDOG\_SLPENA \*/
- #define **WM8325\_WDOG\_SLPENA\_SHIFT** ( 12) /\* WDOG\_SLPENA \*/
- #define **WM8325\_WDOG\_SLPENA\_WIDTH** ( 1) /\* WDOG\_SLPENA \*/
- #define **WM8325\_WDOG\_RESET** (0x0800) /\* WDOG\_RESET \*/
- #define **WM8325\_WDOG\_RESET\_MASK** (0x0800) /\* WDOG\_RESET \*/
- #define **WM8325\_WDOG\_RESET\_SHIFT** ( 11) /\* WDOG\_RESET \*/
- #define **WM8325\_WDOG\_RESET\_WIDTH** ( 1) /\* WDOG\_RESET \*/
- #define **WM8325\_WDOG\_SECACT\_MASK** (0x0300) /\* WDOG\_SECACT - [9:8] \*/
- #define **WM8325\_WDOG\_SECACT\_SHIFT** ( 8) /\* WDOG\_SECACT - [9:8] \*/
- #define **WM8325\_WDOG\_SECACT\_WIDTH** ( 2) /\* WDOG\_SECACT - [9:8] \*/
- #define **WM8325\_WDOG\_PRIMACT\_MASK** (0x0030) /\* WDOG\_PRIMACT - [5:4] \*/
- #define **WM8325\_WDOG\_PRIMACT\_SHIFT** ( 4) /\* WDOG\_PRIMACT - [5:4] \*/
- #define **WM8325\_WDOG\_PRIMACT\_WIDTH** ( 2) /\* WDOG\_PRIMACT - [5:4] \*/
- #define **WM8325\_WDOG\_TO\_MASK** (0x0007) /\* WDOG\_TO - [2:0] \*/
- #define **WM8325\_WDOG\_TO\_SHIFT** ( 0) /\* WDOG\_TO - [2:0] \*/
- #define **WM8325\_WDOG\_TO\_WIDTH** ( 3) /\* WDOG\_TO - [2:0] \*/
- #define **WM8325\_ON\_PIN\_SECACT\_MASK** (0x0300) /\* ON\_PIN\_SECACT - [9:8] \*/
- #define **WM8325\_ON\_PIN\_SECACT\_SHIFT** ( 8) /\* ON\_PIN\_SECACT - [9:8] \*/
- #define **WM8325\_ON\_PIN\_SECACT\_WIDTH** ( 2) /\* ON\_PIN\_SECACT - [9:8] \*/
- #define **WM8325\_ON\_PIN\_PRIMACT\_MASK** (0x0030) /\* ON\_PIN\_PRIMACT - [5:4] \*/
- #define **WM8325\_ON\_PIN\_PRIMACT\_SHIFT** ( 4) /\* ON\_PIN\_PRIMACT - [5:4] \*/
- #define **WM8325\_ON\_PIN\_PRIMACT\_WIDTH** ( 2) /\* ON\_PIN\_PRIMACT - [5:4] \*/
- #define **WM8325\_ON\_PIN\_STS** (0x0008) /\* ON\_PIN\_STS \*/
- #define **WM8325\_ON\_PIN\_STS\_MASK** (0x0008) /\* ON\_PIN\_STS \*/
- #define **WM8325\_ON\_PIN\_STS\_SHIFT** ( 3) /\* ON\_PIN\_STS \*/
- #define **WM8325\_ON\_PIN\_STS\_WIDTH** ( 1) /\* ON\_PIN\_STS \*/
- #define **WM8325\_ON\_PIN\_TO\_MASK** (0x0003) /\* ON\_PIN\_TO - [1:0] \*/
- #define **WM8325\_ON\_PIN\_TO\_SHIFT** ( 0) /\* ON\_PIN\_TO - [1:0] \*/
- #define **WM8325\_ON\_PIN\_TO\_WIDTH** ( 2) /\* ON\_PIN\_TO - [1:0] \*/
- #define **WM8325\_RECONFIG\_AT\_ON** (0x8000) /\* RECONFIG\_AT\_ON \*/
- #define **WM8325\_RECONFIG\_AT\_ON\_MASK** (0x8000) /\* RECONFIG\_AT\_ON \*/
- #define **WM8325\_RECONFIG\_AT\_ON\_SHIFT** ( 15) /\* RECONFIG\_AT\_ON \*/
- #define **WM8325\_RECONFIG\_AT\_ON\_WIDTH** ( 1) /\* RECONFIG\_AT\_ON \*/
- #define **WM8325\_SW\_RESET\_CFG** (0x0400) /\* SW\_RESET\_CFG \*/
- #define **WM8325\_SW\_RESET\_CFG\_MASK** (0x0400) /\* SW\_RESET\_CFG \*/
- #define **WM8325\_SW\_RESET\_CFG\_SHIFT** ( 10) /\* SW\_RESET\_CFG \*/
- #define **WM8325\_SW\_RESET\_CFG\_WIDTH** ( 1) /\* SW\_RESET\_CFG \*/
- #define **WM8325\_AUXRST\_SLPENA** (0x0040) /\* AUXRST\_SLPENA \*/

- #define **WM8325\_AUXRST\_SLPENA\_MASK** (0x0040) /\* AUXRST\_SLPENA \*/
- #define **WM8325\_AUXRST\_SLPENA\_SHIFT** ( 6) /\* AUXRST\_SLPENA \*/
- #define **WM8325\_AUXRST\_SLPENA\_WIDTH** ( 1) /\* AUXRST\_SLPENA \*/
- #define **WM8325\_RST\_SLP\_MSK** (0x0020) /\* RST\_SLP\_MSK \*/
- #define **WM8325\_RST\_SLP\_MSK\_MASK** (0x0020) /\* RST\_SLP\_MSK \*/
- #define **WM8325\_RST\_SLP\_MSK\_SHIFT** ( 5) /\* RST\_SLP\_MSK \*/
- #define **WM8325\_RST\_SLP\_MSK\_WIDTH** ( 1) /\* RST\_SLP\_MSK \*/
- #define **WM8325\_RST\_SLPENA** (0x0010) /\* RST\_SLPENA \*/
- #define **WM8325\_RST\_SLPENA\_MASK** (0x0010) /\* RST\_SLPENA \*/
- #define **WM8325\_RST\_SLPENA\_SHIFT** ( 4) /\* RST\_SLPENA \*/
- #define **WM8325\_RST\_SLPENA\_WIDTH** ( 1) /\* RST\_SLPENA \*/
- #define **WM8325\_RST\_DUR\_MASK** (0x0003) /\* RST\_DUR - [1:0] \*/
- #define **WM8325\_RST\_DUR\_SHIFT** ( 0) /\* RST\_DUR - [1:0] \*/
- #define **WM8325\_RST\_DUR\_WIDTH** ( 2) /\* RST\_DUR - [1:0] \*/
- #define **WM8325\_AUTOINC** (0x0004) /\* AUTOINC \*/
- #define **WM8325\_AUTOINC\_MASK** (0x0004) /\* AUTOINC \*/
- #define **WM8325\_AUTOINC\_SHIFT** ( 2) /\* AUTOINC \*/
- #define **WM8325\_AUTOINC\_WIDTH** ( 1) /\* AUTOINC \*/
- #define **WM8325\_SECURITY\_MASK** (0xFFFF) /\* SECURITY - [15:0] \*/
- #define **WM8325\_SECURITY\_SHIFT** ( 0) /\* SECURITY - [15:0] \*/
- #define **WM8325\_SECURITY\_WIDTH** ( 16) /\* SECURITY - [15:0] \*/
- #define **WM8325\_SW\_SCRATCH\_MASK** (0xFFFF) /\* SW\_SCRATCH - [15:0] \*/
- #define **WM8325\_SW\_SCRATCH\_SHIFT** ( 0) /\* SW\_SCRATCH - [15:0] \*/
- #define **WM8325\_SW\_SCRATCH\_WIDTH** ( 16) /\* SW\_SCRATCH - [15:0] \*/
- #define **WM8325\_OTP\_PROG** (0x8000) /\* OTP\_PROG \*/
- #define **WM8325\_OTP\_PROG\_MASK** (0x8000) /\* OTP\_PROG \*/
- #define **WM8325\_OTP\_PROG\_SHIFT** ( 15) /\* OTP\_PROG \*/
- #define **WM8325\_OTP\_PROG\_WIDTH** ( 1) /\* OTP\_PROG \*/
- #define **WM8325\_OTP\_MEM** (0x2000) /\* OTP\_MEM \*/
- #define **WM8325\_OTP\_MEM\_MASK** (0x2000) /\* OTP\_MEM \*/
- #define **WM8325\_OTP\_MEM\_SHIFT** ( 13) /\* OTP\_MEM \*/
- #define **WM8325\_OTP\_MEM\_WIDTH** ( 1) /\* OTP\_MEM \*/
- #define **WM8325\_OTP\_FINAL** (0x0800) /\* OTP\_FINAL \*/
- #define **WM8325\_OTP\_FINAL\_MASK** (0x0800) /\* OTP\_FINAL \*/
- #define **WM8325\_OTP\_FINAL\_SHIFT** ( 11) /\* OTP\_FINAL \*/
- #define **WM8325\_OTP\_FINAL\_WIDTH** ( 1) /\* OTP\_FINAL \*/
- #define **WM8325\_OTP\_VERIFY** (0x0400) /\* OTP\_VERIFY \*/
- #define **WM8325\_OTP\_VERIFY\_MASK** (0x0400) /\* OTP\_VERIFY \*/
- #define **WM8325\_OTP\_VERIFY\_SHIFT** ( 10) /\* OTP\_VERIFY \*/
- #define **WM8325\_OTP\_VERIFY\_WIDTH** ( 1) /\* OTP\_VERIFY \*/
- #define **WM8325\_OTP\_WRITE** (0x0200) /\* OTP\_WRITE \*/
- #define **WM8325\_OTP\_WRITE\_MASK** (0x0200) /\* OTP\_WRITE \*/
- #define **WM8325\_OTP\_WRITE\_SHIFT** ( 9) /\* OTP\_WRITE \*/
- #define **WM8325\_OTP\_WRITE\_WIDTH** ( 1) /\* OTP\_WRITE \*/
- #define **WM8325\_OTP\_READ** (0x0100) /\* OTP\_READ \*/
- #define **WM8325\_OTP\_READ\_MASK** (0x0100) /\* OTP\_READ \*/
- #define **WM8325\_OTP\_READ\_SHIFT** ( 8) /\* OTP\_READ \*/



```

• #define WM8325_OTP_READ_WIDTH ( 1) /* OTP_READ */
• #define WM8325_OTP_READ_LVL_MASK (0x00C0) /* OTP_READ_LVL - [7:6] */
• #define WM8325_OTP_READ_LVL_SHIFT ( 6) /* OTP_READ_LVL - [7:6] */
• #define WM8325_OTP_READ_LVL_WIDTH ( 2) /* OTP_READ_LVL - [7:6] */
• #define WM8325_OTP_BULK (0x0020) /* OTP_BULK */
• #define WM8325_OTP_BULK_MASK (0x0020) /* OTP_BULK */
• #define WM8325_OTP_BULK_SHIFT ( 5) /* OTP_BULK */
• #define WM8325_OTP_BULK_WIDTH ( 1) /* OTP_BULK */
• #define WM8325_OTP_PAGE_MASK (0x0003) /* OTP_PAGE - [1:0] */
• #define WM8325_OTP_PAGE_SHIFT ( 0) /* OTP_PAGE - [1:0] */
• #define WM8325_OTP_PAGE_WIDTH ( 2) /* OTP_PAGE - [1:0] */
• #define WM8325_GP12_LVL (0x0800) /* GP12_LVL */
• #define WM8325_GP12_LVL_MASK (0x0800) /* GP12_LVL */
• #define WM8325_GP12_LVL_SHIFT ( 11) /* GP12_LVL */
• #define WM8325_GP12_LVL_WIDTH ( 1) /* GP12_LVL */
• #define WM8325_GP11_LVL (0x0400) /* GP11_LVL */
• #define WM8325_GP11_LVL_MASK (0x0400) /* GP11_LVL */
• #define WM8325_GP11_LVL_SHIFT ( 10) /* GP11_LVL */
• #define WM8325_GP11_LVL_WIDTH ( 1) /* GP11_LVL */
• #define WM8325_GP10_LVL (0x0200) /* GP10_LVL */
• #define WM8325_GP10_LVL_MASK (0x0200) /* GP10_LVL */
• #define WM8325_GP10_LVL_SHIFT ( 9) /* GP10_LVL */
• #define WM8325_GP10_LVL_WIDTH ( 1) /* GP10_LVL */
• #define WM8325_GP9_LVL (0x0100) /* GP9_LVL */
• #define WM8325_GP9_LVL_MASK (0x0100) /* GP9_LVL */
• #define WM8325_GP9_LVL_SHIFT ( 8) /* GP9_LVL */
• #define WM8325_GP9_LVL_WIDTH ( 1) /* GP9_LVL */
• #define WM8325_GP8_LVL (0x0080) /* GP8_LVL */
• #define WM8325_GP8_LVL_MASK (0x0080) /* GP8_LVL */
• #define WM8325_GP8_LVL_SHIFT ( 7) /* GP8_LVL */
• #define WM8325_GP8_LVL_WIDTH ( 1) /* GP8_LVL */
• #define WM8325_GP7_LVL (0x0040) /* GP7_LVL */
• #define WM8325_GP7_LVL_MASK (0x0040) /* GP7_LVL */
• #define WM8325_GP7_LVL_SHIFT ( 6) /* GP7_LVL */
• #define WM8325_GP7_LVL_WIDTH ( 1) /* GP7_LVL */
• #define WM8325_GP6_LVL (0x0020) /* GP6_LVL */
• #define WM8325_GP6_LVL_MASK (0x0020) /* GP6_LVL */
• #define WM8325_GP6_LVL_SHIFT ( 5) /* GP6_LVL */
• #define WM8325_GP6_LVL_WIDTH ( 1) /* GP6_LVL */
• #define WM8325_GP5_LVL (0x0010) /* GP5_LVL */
• #define WM8325_GP5_LVL_MASK (0x0010) /* GP5_LVL */
• #define WM8325_GP5_LVL_SHIFT ( 4) /* GP5_LVL */
• #define WM8325_GP5_LVL_WIDTH ( 1) /* GP5_LVL */
• #define WM8325_GP4_LVL (0x0008) /* GP4_LVL */
• #define WM8325_GP4_LVL_MASK (0x0008) /* GP4_LVL */
• #define WM8325_GP4_LVL_SHIFT ( 3) /* GP4_LVL */
• #define WM8325_GP4_LVL_WIDTH ( 1) /* GP4_LVL */

```

- #define **WM8325\_GP3\_LVL** (0x0004) /\* GP3\_LVL \*/
- #define **WM8325\_GP3\_LVL\_MASK** (0x0004) /\* GP3\_LVL \*/
- #define **WM8325\_GP3\_LVL\_SHIFT** ( 2) /\* GP3\_LVL \*/
- #define **WM8325\_GP3\_LVL\_WIDTH** ( 1) /\* GP3\_LVL \*/
- #define **WM8325\_GP2\_LVL** (0x0002) /\* GP2\_LVL \*/
- #define **WM8325\_GP2\_LVL\_MASK** (0x0002) /\* GP2\_LVL \*/
- #define **WM8325\_GP2\_LVL\_SHIFT** ( 1) /\* GP2\_LVL \*/
- #define **WM8325\_GP2\_LVL\_WIDTH** ( 1) /\* GP2\_LVL \*/
- #define **WM8325\_GP1\_LVL** (0x0001) /\* GP1\_LVL \*/
- #define **WM8325\_GP1\_LVL\_MASK** (0x0001) /\* GP1\_LVL \*/
- #define **WM8325\_GP1\_LVL\_SHIFT** ( 0) /\* GP1\_LVL \*/
- #define **WM8325\_GP1\_LVL\_WIDTH** ( 1) /\* GP1\_LVL \*/
- #define **WM8325\_THW\_STS** (0x8000) /\* THW\_STS \*/
- #define **WM8325\_THW\_STS\_MASK** (0x8000) /\* THW\_STS \*/
- #define **WM8325\_THW\_STS\_SHIFT** ( 15) /\* THW\_STS \*/
- #define **WM8325\_THW\_STS\_WIDTH** ( 1) /\* THW\_STS \*/
- #define **WM8325\_XTAL\_OK** (0x0080) /\* XTAL\_OK \*/
- #define **WM8325\_XTAL\_OK\_MASK** (0x0080) /\* XTAL\_OK \*/
- #define **WM8325\_XTAL\_OK\_SHIFT** ( 7) /\* XTAL\_OK \*/
- #define **WM8325\_XTAL\_OK\_WIDTH** ( 1) /\* XTAL\_OK \*/
- #define **WM8325\_MAIN\_STATE\_MASK** (0x001F) /\* MAIN\_STATE - [4:0] \*/
- #define **WM8325\_MAIN\_STATE\_SHIFT** ( 0) /\* MAIN\_STATE - [4:0] \*/
- #define **WM8325\_MAIN\_STATE\_WIDTH** ( 5) /\* MAIN\_STATE - [4:0] \*/
- #define **WM8325\_ON\_TRANS** (0x8000) /\* ON\_TRANS \*/
- #define **WM8325\_ON\_TRANS\_MASK** (0x8000) /\* ON\_TRANS \*/
- #define **WM8325\_ON\_TRANS\_SHIFT** ( 15) /\* ON\_TRANS \*/
- #define **WM8325\_ON\_TRANS\_WIDTH** ( 1) /\* ON\_TRANS \*/
- #define **WM8325\_ON\_GPIO** (0x0800) /\* ON\_GPIO \*/
- #define **WM8325\_ON\_GPIO\_MASK** (0x0800) /\* ON\_GPIO \*/
- #define **WM8325\_ON\_GPIO\_SHIFT** ( 11) /\* ON\_GPIO \*/
- #define **WM8325\_ON\_GPIO\_WIDTH** ( 1) /\* ON\_GPIO \*/
- #define **WM8325\_ON\_SYSLO** (0x0400) /\* ON\_SYSLO \*/
- #define **WM8325\_ON\_SYSLO\_MASK** (0x0400) /\* ON\_SYSLO \*/
- #define **WM8325\_ON\_SYSLO\_SHIFT** ( 10) /\* ON\_SYSLO \*/
- #define **WM8325\_ON\_SYSLO\_WIDTH** ( 1) /\* ON\_SYSLO \*/
- #define **WM8325\_ON\_WDOG\_TO** (0x0080) /\* ON\_WDOG\_TO \*/
- #define **WM8325\_ON\_WDOG\_TO\_MASK** (0x0080) /\* ON\_WDOG\_TO \*/
- #define **WM8325\_ON\_WDOG\_TO\_SHIFT** ( 7) /\* ON\_WDOG\_TO \*/
- #define **WM8325\_ON\_WDOG\_TO\_WIDTH** ( 1) /\* ON\_WDOG\_TO \*/
- #define **WM8325\_ON\_SW\_REQ** (0x0040) /\* ON\_SW\_REQ \*/
- #define **WM8325\_ON\_SW\_REQ\_MASK** (0x0040) /\* ON\_SW\_REQ \*/
- #define **WM8325\_ON\_SW\_REQ\_SHIFT** ( 6) /\* ON\_SW\_REQ \*/
- #define **WM8325\_ON\_SW\_REQ\_WIDTH** ( 1) /\* ON\_SW\_REQ \*/
- #define **WM8325\_ON\_RTC\_ALM** (0x0020) /\* ON\_RTC\_ALM \*/
- #define **WM8325\_ON\_RTC\_ALM\_MASK** (0x0020) /\* ON\_RTC\_ALM \*/
- #define **WM8325\_ON\_RTC\_ALM\_SHIFT** ( 5) /\* ON\_RTC\_ALM \*/
- #define **WM8325\_ON\_RTC\_ALM\_WIDTH** ( 1) /\* ON\_RTC\_ALM \*/

- #define **WM8325\_ON\_ON\_PIN** (0x0010) /\* ON\_ON\_PIN \*/
- #define **WM8325\_ON\_ON\_PIN\_MASK** (0x0010) /\* ON\_ON\_PIN \*/
- #define **WM8325\_ON\_ON\_PIN\_SHIFT** ( 4) /\* ON\_ON\_PIN \*/
- #define **WM8325\_ON\_ON\_PIN\_WIDTH** ( 1) /\* ON\_ON\_PIN \*/
- #define **WM8325\_RESET\_CNV\_UV** (0x0008) /\* RESET\_CNV\_UV \*/
- #define **WM8325\_RESET\_CNV\_UV\_MASK** (0x0008) /\* RESET\_CNV\_UV \*/
- #define **WM8325\_RESET\_CNV\_UV\_SHIFT** ( 3) /\* RESET\_CNV\_UV \*/
- #define **WM8325\_RESET\_CNV\_UV\_WIDTH** ( 1) /\* RESET\_CNV\_UV \*/
- #define **WM8325\_RESET\_SW** (0x0004) /\* RESET\_SW \*/
- #define **WM8325\_RESET\_SW\_MASK** (0x0004) /\* RESET\_SW \*/
- #define **WM8325\_RESET\_SW\_SHIFT** ( 2) /\* RESET\_SW \*/
- #define **WM8325\_RESET\_SW\_WIDTH** ( 1) /\* RESET\_SW \*/
- #define **WM8325\_RESET\_HW** (0x0002) /\* RESET\_HW \*/
- #define **WM8325\_RESET\_HW\_MASK** (0x0002) /\* RESET\_HW \*/
- #define **WM8325\_RESET\_HW\_SHIFT** ( 1) /\* RESET\_HW \*/
- #define **WM8325\_RESET\_HW\_WIDTH** ( 1) /\* RESET\_HW \*/
- #define **WM8325\_RESET\_WDOG** (0x0001) /\* RESET\_WDOG \*/
- #define **WM8325\_RESET\_WDOG\_MASK** (0x0001) /\* RESET\_WDOG \*/
- #define **WM8325\_RESET\_WDOG\_SHIFT** ( 0) /\* RESET\_WDOG \*/
- #define **WM8325\_RESET\_WDOG\_WIDTH** ( 1) /\* RESET\_WDOG \*/
- #define **WM8325\_OFF\_INTLDO\_ERR** (0x2000) /\* OFF\_INTLDO\_ERR \*/
- #define **WM8325\_OFF\_INTLDO\_ERR\_MASK** (0x2000) /\* OFF\_INTLDO\_ERR \*/
- #define **WM8325\_OFF\_INTLDO\_ERR\_SHIFT** ( 13) /\* OFF\_INTLDO\_ERR \*/
- #define **WM8325\_OFF\_INTLDO\_ERR\_WIDTH** ( 1) /\* OFF\_INTLDO\_ERR \*/
- #define **WM8325\_OFF\_PWR\_SEQ** (0x1000) /\* OFF\_PWR\_SEQ \*/
- #define **WM8325\_OFF\_PWR\_SEQ\_MASK** (0x1000) /\* OFF\_PWR\_SEQ \*/
- #define **WM8325\_OFF\_PWR\_SEQ\_SHIFT** ( 12) /\* OFF\_PWR\_SEQ \*/
- #define **WM8325\_OFF\_PWR\_SEQ\_WIDTH** ( 1) /\* OFF\_PWR\_SEQ \*/
- #define **WM8325\_OFF\_GPIO** (0x0800) /\* OFF\_GPIO \*/
- #define **WM8325\_OFF\_GPIO\_MASK** (0x0800) /\* OFF\_GPIO \*/
- #define **WM8325\_OFF\_GPIO\_SHIFT** ( 11) /\* OFF\_GPIO \*/
- #define **WM8325\_OFF\_GPIO\_WIDTH** ( 1) /\* OFF\_GPIO \*/
- #define **WM8325\_OFF\_PVDD** (0x0400) /\* OFF\_PVDD \*/
- #define **WM8325\_OFF\_PVDD\_MASK** (0x0400) /\* OFF\_PVDD \*/
- #define **WM8325\_OFF\_PVDD\_SHIFT** ( 10) /\* OFF\_PVDD \*/
- #define **WM8325\_OFF\_PVDD\_WIDTH** ( 1) /\* OFF\_PVDD \*/
- #define **WM8325\_OFF\_THERR** (0x0200) /\* OFF\_THERR \*/
- #define **WM8325\_OFF\_THERR\_MASK** (0x0200) /\* OFF\_THERR \*/
- #define **WM8325\_OFF\_THERR\_SHIFT** ( 9) /\* OFF\_THERR \*/
- #define **WM8325\_OFF\_THERR\_WIDTH** ( 1) /\* OFF\_THERR \*/
- #define **WM8325\_OFF\_SW\_REQ** (0x0040) /\* OFF\_SW\_REQ \*/
- #define **WM8325\_OFF\_SW\_REQ\_MASK** (0x0040) /\* OFF\_SW\_REQ \*/
- #define **WM8325\_OFF\_SW\_REQ\_SHIFT** ( 6) /\* OFF\_SW\_REQ \*/
- #define **WM8325\_OFF\_SW\_REQ\_WIDTH** ( 1) /\* OFF\_SW\_REQ \*/
- #define **WM8325\_OFF\_ON\_PIN** (0x0010) /\* OFF\_ON\_PIN \*/
- #define **WM8325\_OFF\_ON\_PIN\_MASK** (0x0010) /\* OFF\_ON\_PIN \*/
- #define **WM8325\_OFF\_ON\_PIN\_SHIFT** ( 4) /\* OFF\_ON\_PIN \*/

- #define **WM8325\_OFF\_ON\_PIN\_WIDTH** ( 1) /\* OFF\_ON\_PIN \*/
- #define **WM8325\_PS\_INT** (0x8000) /\* PS\_INT \*/
- #define **WM8325\_PS\_INT\_MASK** (0x8000) /\* PS\_INT \*/
- #define **WM8325\_PS\_INT\_SHIFT** ( 15) /\* PS\_INT \*/
- #define **WM8325\_PS\_INT\_WIDTH** ( 1) /\* PS\_INT \*/
- #define **WM8325\_TEMP\_INT** (0x4000) /\* TEMP\_INT \*/
- #define **WM8325\_TEMP\_INT\_MASK** (0x4000) /\* TEMP\_INT \*/
- #define **WM8325\_TEMP\_INT\_SHIFT** ( 14) /\* TEMP\_INT \*/
- #define **WM8325\_TEMP\_INT\_WIDTH** ( 1) /\* TEMP\_INT \*/
- #define **WM8325\_GP\_INT** (0x2000) /\* GP\_INT \*/
- #define **WM8325\_GP\_INT\_MASK** (0x2000) /\* GP\_INT \*/
- #define **WM8325\_GP\_INT\_SHIFT** ( 13) /\* GP\_INT \*/
- #define **WM8325\_GP\_INT\_WIDTH** ( 1) /\* GP\_INT \*/
- #define **WM8325\_ON\_PIN\_INT** (0x1000) /\* ON\_PIN\_INT \*/
- #define **WM8325\_ON\_PIN\_INT\_MASK** (0x1000) /\* ON\_PIN\_INT \*/
- #define **WM8325\_ON\_PIN\_INT\_SHIFT** ( 12) /\* ON\_PIN\_INT \*/
- #define **WM8325\_ON\_PIN\_INT\_WIDTH** ( 1) /\* ON\_PIN\_INT \*/
- #define **WM8325\_WDOG\_INT** (0x0800) /\* WDOG\_INT \*/
- #define **WM8325\_WDOG\_INT\_MASK** (0x0800) /\* WDOG\_INT \*/
- #define **WM8325\_WDOG\_INT\_SHIFT** ( 11) /\* WDOG\_INT \*/
- #define **WM8325\_WDOG\_INT\_WIDTH** ( 1) /\* WDOG\_INT \*/
- #define **WM8325\_AUXADC\_INT** (0x0100) /\* AUXADC\_INT \*/
- #define **WM8325\_AUXADC\_INT\_MASK** (0x0100) /\* AUXADC\_INT \*/
- #define **WM8325\_AUXADC\_INT\_SHIFT** ( 8) /\* AUXADC\_INT \*/
- #define **WM8325\_AUXADC\_INT\_WIDTH** ( 1) /\* AUXADC\_INT \*/
- #define **WM8325\_PPM\_INT** (0x0080) /\* PPM\_INT \*/
- #define **WM8325\_PPM\_INT\_MASK** (0x0080) /\* PPM\_INT \*/
- #define **WM8325\_PPM\_INT\_SHIFT** ( 7) /\* PPM\_INT \*/
- #define **WM8325\_PPM\_INT\_WIDTH** ( 1) /\* PPM\_INT \*/
- #define **WM8325\_RTC\_INT** (0x0020) /\* RTC\_INT \*/
- #define **WM8325\_RTC\_INT\_MASK** (0x0020) /\* RTC\_INT \*/
- #define **WM8325\_RTC\_INT\_SHIFT** ( 5) /\* RTC\_INT \*/
- #define **WM8325\_RTC\_INT\_WIDTH** ( 1) /\* RTC\_INT \*/
- #define **WM8325\_OTP\_INT** (0x0010) /\* OTP\_INT \*/
- #define **WM8325\_OTP\_INT\_MASK** (0x0010) /\* OTP\_INT \*/
- #define **WM8325\_OTP\_INT\_SHIFT** ( 4) /\* OTP\_INT \*/
- #define **WM8325\_OTP\_INT\_WIDTH** ( 1) /\* OTP\_INT \*/
- #define **WM8325\_HC\_INT** (0x0002) /\* HC\_INT \*/
- #define **WM8325\_HC\_INT\_MASK** (0x0002) /\* HC\_INT \*/
- #define **WM8325\_HC\_INT\_SHIFT** ( 1) /\* HC\_INT \*/
- #define **WM8325\_HC\_INT\_WIDTH** ( 1) /\* HC\_INT \*/
- #define **WM8325\_UV\_INT** (0x0001) /\* UV\_INT \*/
- #define **WM8325\_UV\_INT\_MASK** (0x0001) /\* UV\_INT \*/
- #define **WM8325\_UV\_INT\_SHIFT** ( 0) /\* UV\_INT \*/
- #define **WM8325\_UV\_INT\_WIDTH** ( 1) /\* UV\_INT \*/
- #define **WM8325\_PPM\_SYSLO\_EINT** (0x8000) /\* PPM\_SYSLO\_EINT \*/
- #define **WM8325\_PPM\_SYSLO\_EINT\_MASK** (0x8000) /\* PPM\_SYSLO\_EINT \*/



- #define **WM8325\_PPM\_SYSLO\_EINT\_SHIFT** ( 15) /\* PPM\_SYSLO\_EINT \*/
- #define **WM8325\_PPM\_SYSLO\_EINT\_WIDTH** ( 1) /\* PPM\_SYSLO\_EINT \*/
- #define **WM8325\_ON\_PIN\_CINT** (0x1000) /\* ON\_PIN\_CINT \*/
- #define **WM8325\_ON\_PIN\_CINT\_MASK** (0x1000) /\* ON\_PIN\_CINT \*/
- #define **WM8325\_ON\_PIN\_CINT\_SHIFT** ( 12) /\* ON\_PIN\_CINT \*/
- #define **WM8325\_ON\_PIN\_CINT\_WIDTH** ( 1) /\* ON\_PIN\_CINT \*/
- #define **WM8325\_WDOG\_TO\_EINT** (0x0800) /\* WDOG\_TO\_EINT \*/
- #define **WM8325\_WDOG\_TO\_EINT\_MASK** (0x0800) /\* WDOG\_TO\_EINT \*/
- #define **WM8325\_WDOG\_TO\_EINT\_SHIFT** ( 11) /\* WDOG\_TO\_EINT \*/
- #define **WM8325\_WDOG\_TO\_EINT\_WIDTH** ( 1) /\* WDOG\_TO\_EINT \*/
- #define **WM8325\_AUXADC\_DATA\_EINT** (0x0100) /\* AUXADC\_DATA\_EINT \*/
- #define **WM8325\_AUXADC\_DATA\_EINT\_MASK** (0x0100) /\* AUXADC\_DATA\_EINT \*/
- #define **WM8325\_AUXADC\_DATA\_EINT\_SHIFT** ( 8) /\* AUXADC\_DATA\_EINT \*/
- #define **WM8325\_AUXADC\_DATA\_EINT\_WIDTH** ( 1) /\* AUXADC\_DATA\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP4\_EINT** (0x0080) /\* AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP4\_EINT\_MASK** (0x0080) /\* AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP4\_EINT\_SHIFT** ( 7) /\* AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP4\_EINT\_WIDTH** ( 1) /\* AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP3\_EINT** (0x0040) /\* AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP3\_EINT\_MASK** (0x0040) /\* AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP3\_EINT\_SHIFT** ( 6) /\* AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP3\_EINT\_WIDTH** ( 1) /\* AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP2\_EINT** (0x0020) /\* AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP2\_EINT\_MASK** (0x0020) /\* AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP2\_EINT\_SHIFT** ( 5) /\* AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP2\_EINT\_WIDTH** ( 1) /\* AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP1\_EINT** (0x0010) /\* AUXADC\_DCOMP1\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP1\_EINT\_MASK** (0x0010) /\* AUXADC\_DCOMP1\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP1\_EINT\_SHIFT** ( 4) /\* AUXADC\_DCOMP1\_EINT \*/
- #define **WM8325\_AUXADC\_DCOMP1\_EINT\_WIDTH** ( 1) /\* AUXADC\_DCOMP1\_EINT \*/
- #define **WM8325\_RTC\_PER\_EINT** (0x0008) /\* RTC\_PER\_EINT \*/
- #define **WM8325\_RTC\_PER\_EINT\_MASK** (0x0008) /\* RTC\_PER\_EINT \*/
- #define **WM8325\_RTC\_PER\_EINT\_SHIFT** ( 3) /\* RTC\_PER\_EINT \*/
- #define **WM8325\_RTC\_PER\_EINT\_WIDTH** ( 1) /\* RTC\_PER\_EINT \*/
- #define **WM8325\_RTC\_ALM\_EINT** (0x0004) /\* RTC\_ALM\_EINT \*/
- #define **WM8325\_RTC\_ALM\_EINT\_MASK** (0x0004) /\* RTC\_ALM\_EINT \*/
- #define **WM8325\_RTC\_ALM\_EINT\_SHIFT** ( 2) /\* RTC\_ALM\_EINT \*/
- #define **WM8325\_RTC\_ALM\_EINT\_WIDTH** ( 1) /\* RTC\_ALM\_EINT \*/
- #define **WM8325\_TEMP\_THW\_CINT** (0x0002) /\* TEMP\_THW\_CINT \*/
- #define **WM8325\_TEMP\_THW\_CINT\_MASK** (0x0002) /\* TEMP\_THW\_CINT \*/
- #define **WM8325\_TEMP\_THW\_CINT\_SHIFT** ( 1) /\* TEMP\_THW\_CINT \*/
- #define **WM8325\_TEMP\_THW\_CINT\_WIDTH** ( 1) /\* TEMP\_THW\_CINT \*/
- #define **WM8325\_OTP\_CMD\_END\_EINT** (0x0020) /\* OTP\_CMD\_END\_EINT \*/

- #define **WM8325\_OTP\_CMD\_END\_EINT\_MASK** (0x0020) /\* OTP\_CMD\_END\_EINT \*/
- #define **WM8325\_OTP\_CMD\_END\_EINT\_SHIFT** ( 5) /\* OTP\_CMD\_END\_EINT \*/
- #define **WM8325\_OTP\_CMD\_END\_EINT\_WIDTH** ( 1) /\* OTP\_CMD\_END\_EINT \*/
- #define **WM8325\_OTP\_ERR\_EINT** (0x0010) /\* OTP\_ERR\_EINT \*/
- #define **WM8325\_OTP\_ERR\_EINT\_MASK** (0x0010) /\* OTP\_ERR\_EINT \*/
- #define **WM8325\_OTP\_ERR\_EINT\_SHIFT** ( 4) /\* OTP\_ERR\_EINT \*/
- #define **WM8325\_OTP\_ERR\_EINT\_WIDTH** ( 1) /\* OTP\_ERR\_EINT \*/
- #define **WM8325\_PS\_POR\_EINT** (0x0004) /\* PS\_POR\_EINT \*/
- #define **WM8325\_PS\_POR\_EINT\_MASK** (0x0004) /\* PS\_POR\_EINT \*/
- #define **WM8325\_PS\_POR\_EINT\_SHIFT** ( 2) /\* PS\_POR\_EINT \*/
- #define **WM8325\_PS\_POR\_EINT\_WIDTH** ( 1) /\* PS\_POR\_EINT \*/
- #define **WM8325\_PS\_SLEEP\_OFF\_EINT** (0x0002) /\* PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_PS\_SLEEP\_OFF\_EINT\_MASK** (0x0002) /\* PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_PS\_SLEEP\_OFF\_EINT\_SHIFT** ( 1) /\* PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_PS\_SLEEP\_OFF\_EINT\_WIDTH** ( 1) /\* PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_PS\_ON\_WAKE\_EINT** (0x0001) /\* PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_PS\_ON\_WAKE\_EINT\_MASK** (0x0001) /\* PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_PS\_ON\_WAKE\_EINT\_SHIFT** ( 0) /\* PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_PS\_ON\_WAKE\_EINT\_WIDTH** ( 1) /\* PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_UV\_LDO10\_EINT** (0x0200) /\* UV\_LDO10\_EINT \*/
- #define **WM8325\_UV\_LDO10\_EINT\_MASK** (0x0200) /\* UV\_LDO10\_EINT \*/
- #define **WM8325\_UV\_LDO10\_EINT\_SHIFT** ( 9) /\* UV\_LDO10\_EINT \*/
- #define **WM8325\_UV\_LDO10\_EINT\_WIDTH** ( 1) /\* UV\_LDO10\_EINT \*/
- #define **WM8325\_UV\_LDO9\_EINT** (0x0100) /\* UV\_LDO9\_EINT \*/
- #define **WM8325\_UV\_LDO9\_EINT\_MASK** (0x0100) /\* UV\_LDO9\_EINT \*/
- #define **WM8325\_UV\_LDO9\_EINT\_SHIFT** ( 8) /\* UV\_LDO9\_EINT \*/
- #define **WM8325\_UV\_LDO9\_EINT\_WIDTH** ( 1) /\* UV\_LDO9\_EINT \*/
- #define **WM8325\_UV\_LDO8\_EINT** (0x0080) /\* UV\_LDO8\_EINT \*/
- #define **WM8325\_UV\_LDO8\_EINT\_MASK** (0x0080) /\* UV\_LDO8\_EINT \*/
- #define **WM8325\_UV\_LDO8\_EINT\_SHIFT** ( 7) /\* UV\_LDO8\_EINT \*/
- #define **WM8325\_UV\_LDO8\_EINT\_WIDTH** ( 1) /\* UV\_LDO8\_EINT \*/
- #define **WM8325\_UV\_LDO7\_EINT** (0x0040) /\* UV\_LDO7\_EINT \*/
- #define **WM8325\_UV\_LDO7\_EINT\_MASK** (0x0040) /\* UV\_LDO7\_EINT \*/
- #define **WM8325\_UV\_LDO7\_EINT\_SHIFT** ( 6) /\* UV\_LDO7\_EINT \*/
- #define **WM8325\_UV\_LDO7\_EINT\_WIDTH** ( 1) /\* UV\_LDO7\_EINT \*/
- #define **WM8325\_UV\_LDO6\_EINT** (0x0020) /\* UV\_LDO6\_EINT \*/
- #define **WM8325\_UV\_LDO6\_EINT\_MASK** (0x0020) /\* UV\_LDO6\_EINT \*/
- #define **WM8325\_UV\_LDO6\_EINT\_SHIFT** ( 5) /\* UV\_LDO6\_EINT \*/
- #define **WM8325\_UV\_LDO6\_EINT\_WIDTH** ( 1) /\* UV\_LDO6\_EINT \*/
- #define **WM8325\_UV\_LDO5\_EINT** (0x0010) /\* UV\_LDO5\_EINT \*/
- #define **WM8325\_UV\_LDO5\_EINT\_MASK** (0x0010) /\* UV\_LDO5\_EINT \*/
- #define **WM8325\_UV\_LDO5\_EINT\_SHIFT** ( 4) /\* UV\_LDO5\_EINT \*/
- #define **WM8325\_UV\_LDO5\_EINT\_WIDTH** ( 1) /\* UV\_LDO5\_EINT \*/
- #define **WM8325\_UV\_LDO4\_EINT** (0x0008) /\* UV\_LDO4\_EINT \*/
- #define **WM8325\_UV\_LDO4\_EINT\_MASK** (0x0008) /\* UV\_LDO4\_EINT \*/
- #define **WM8325\_UV\_LDO4\_EINT\_SHIFT** ( 3) /\* UV\_LDO4\_EINT \*/
- #define **WM8325\_UV\_LDO4\_EINT\_WIDTH** ( 1) /\* UV\_LDO4\_EINT \*/

- #define **WM8325\_UV\_LDO3\_EINT** (0x0004) /\* UV\_LDO3\_EINT \*/
- #define **WM8325\_UV\_LDO3\_EINT\_MASK** (0x0004) /\* UV\_LDO3\_EINT \*/
- #define **WM8325\_UV\_LDO3\_EINT\_SHIFT** ( 2) /\* UV\_LDO3\_EINT \*/
- #define **WM8325\_UV\_LDO3\_EINT\_WIDTH** ( 1) /\* UV\_LDO3\_EINT \*/
- #define **WM8325\_UV\_LDO2\_EINT** (0x0002) /\* UV\_LDO2\_EINT \*/
- #define **WM8325\_UV\_LDO2\_EINT\_MASK** (0x0002) /\* UV\_LDO2\_EINT \*/
- #define **WM8325\_UV\_LDO2\_EINT\_SHIFT** ( 1) /\* UV\_LDO2\_EINT \*/
- #define **WM8325\_UV\_LDO2\_EINT\_WIDTH** ( 1) /\* UV\_LDO2\_EINT \*/
- #define **WM8325\_UV\_LDO1\_EINT** (0x0001) /\* UV\_LDO1\_EINT \*/
- #define **WM8325\_UV\_LDO1\_EINT\_MASK** (0x0001) /\* UV\_LDO1\_EINT \*/
- #define **WM8325\_UV\_LDO1\_EINT\_SHIFT** ( 0) /\* UV\_LDO1\_EINT \*/
- #define **WM8325\_UV\_LDO1\_EINT\_WIDTH** ( 1) /\* UV\_LDO1\_EINT \*/
- #define **WM8325\_HC\_DC2\_EINT** (0x0200) /\* HC\_DC2\_EINT \*/
- #define **WM8325\_HC\_DC2\_EINT\_MASK** (0x0200) /\* HC\_DC2\_EINT \*/
- #define **WM8325\_HC\_DC2\_EINT\_SHIFT** ( 9) /\* HC\_DC2\_EINT \*/
- #define **WM8325\_HC\_DC2\_EINT\_WIDTH** ( 1) /\* HC\_DC2\_EINT \*/
- #define **WM8325\_HC\_DC1\_EINT** (0x0100) /\* HC\_DC1\_EINT \*/
- #define **WM8325\_HC\_DC1\_EINT\_MASK** (0x0100) /\* HC\_DC1\_EINT \*/
- #define **WM8325\_HC\_DC1\_EINT\_SHIFT** ( 8) /\* HC\_DC1\_EINT \*/
- #define **WM8325\_HC\_DC1\_EINT\_WIDTH** ( 1) /\* HC\_DC1\_EINT \*/
- #define **WM8325\_XTAL\_START\_EINT** (0x0080) /\* XTAL\_START\_EINT \*/
- #define **WM8325\_XTAL\_START\_EINT\_MASK** (0x0080) /\* XTAL\_START\_EINT \*/
- #define **WM8325\_XTAL\_START\_EINT\_SHIFT** ( 7) /\* XTAL\_START\_EINT \*/
- #define **WM8325\_XTAL\_START\_EINT\_WIDTH** ( 1) /\* XTAL\_START\_EINT \*/
- #define **WM8325\_XTAL\_TAMPER\_EINT** (0x0040) /\* XTAL\_TAMPER\_EINT \*/
- #define **WM8325\_XTAL\_TAMPER\_EINT\_MASK** (0x0040) /\* XTAL\_TAMPER\_EINT \*/
- #define **WM8325\_XTAL\_TAMPER\_EINT\_SHIFT** ( 6) /\* XTAL\_TAMPER\_EINT \*/
- #define **WM8325\_XTAL\_TAMPER\_EINT\_WIDTH** ( 1) /\* XTAL\_TAMPER\_EINT \*/
- #define **WM8325\_UV\_DC4\_EINT** (0x0008) /\* UV\_DC4\_EINT \*/
- #define **WM8325\_UV\_DC4\_EINT\_MASK** (0x0008) /\* UV\_DC4\_EINT \*/
- #define **WM8325\_UV\_DC4\_EINT\_SHIFT** ( 3) /\* UV\_DC4\_EINT \*/
- #define **WM8325\_UV\_DC4\_EINT\_WIDTH** ( 1) /\* UV\_DC4\_EINT \*/
- #define **WM8325\_UV\_DC3\_EINT** (0x0004) /\* UV\_DC3\_EINT \*/
- #define **WM8325\_UV\_DC3\_EINT\_MASK** (0x0004) /\* UV\_DC3\_EINT \*/
- #define **WM8325\_UV\_DC3\_EINT\_SHIFT** ( 2) /\* UV\_DC3\_EINT \*/
- #define **WM8325\_UV\_DC3\_EINT\_WIDTH** ( 1) /\* UV\_DC3\_EINT \*/
- #define **WM8325\_UV\_DC2\_EINT** (0x0002) /\* UV\_DC2\_EINT \*/
- #define **WM8325\_UV\_DC2\_EINT\_MASK** (0x0002) /\* UV\_DC2\_EINT \*/
- #define **WM8325\_UV\_DC2\_EINT\_SHIFT** ( 1) /\* UV\_DC2\_EINT \*/
- #define **WM8325\_UV\_DC2\_EINT\_WIDTH** ( 1) /\* UV\_DC2\_EINT \*/
- #define **WM8325\_UV\_DC1\_EINT** (0x0001) /\* UV\_DC1\_EINT \*/
- #define **WM8325\_UV\_DC1\_EINT\_MASK** (0x0001) /\* UV\_DC1\_EINT \*/
- #define **WM8325\_UV\_DC1\_EINT\_SHIFT** ( 0) /\* UV\_DC1\_EINT \*/
- #define **WM8325\_UV\_DC1\_EINT\_WIDTH** ( 1) /\* UV\_DC1\_EINT \*/
- #define **WM8325\_GP12\_EINT** (0x0800) /\* GP12\_EINT \*/
- #define **WM8325\_GP12\_EINT\_MASK** (0x0800) /\* GP12\_EINT \*/
- #define **WM8325\_GP12\_EINT\_SHIFT** ( 11) /\* GP12\_EINT \*/

```

• #define WM8325_GP12_EINT_WIDTH ( 1) /* GP12_EINT */
• #define WM8325_GP11_EINT (0x0400) /* GP11_EINT */
• #define WM8325_GP11_EINT_MASK (0x0400) /* GP11_EINT */
• #define WM8325_GP11_EINT_SHIFT ( 10) /* GP11_EINT */
• #define WM8325_GP11_EINT_WIDTH ( 1) /* GP11_EINT */
• #define WM8325_GP10_EINT (0x0200) /* GP10_EINT */
• #define WM8325_GP10_EINT_MASK (0x0200) /* GP10_EINT */
• #define WM8325_GP10_EINT_SHIFT ( 9) /* GP10_EINT */
• #define WM8325_GP10_EINT_WIDTH ( 1) /* GP10_EINT */
• #define WM8325_GP9_EINT (0x0100) /* GP9_EINT */
• #define WM8325_GP9_EINT_MASK (0x0100) /* GP9_EINT */
• #define WM8325_GP9_EINT_SHIFT ( 8) /* GP9_EINT */
• #define WM8325_GP9_EINT_WIDTH ( 1) /* GP9_EINT */
• #define WM8325_GP8_EINT (0x0080) /* GP8_EINT */
• #define WM8325_GP8_EINT_MASK (0x0080) /* GP8_EINT */
• #define WM8325_GP8_EINT_SHIFT ( 7) /* GP8_EINT */
• #define WM8325_GP8_EINT_WIDTH ( 1) /* GP8_EINT */
• #define WM8325_GP7_EINT (0x0040) /* GP7_EINT */
• #define WM8325_GP7_EINT_MASK (0x0040) /* GP7_EINT */
• #define WM8325_GP7_EINT_SHIFT ( 6) /* GP7_EINT */
• #define WM8325_GP7_EINT_WIDTH ( 1) /* GP7_EINT */
• #define WM8325_GP6_EINT (0x0020) /* GP6_EINT */
• #define WM8325_GP6_EINT_MASK (0x0020) /* GP6_EINT */
• #define WM8325_GP6_EINT_SHIFT ( 5) /* GP6_EINT */
• #define WM8325_GP6_EINT_WIDTH ( 1) /* GP6_EINT */
• #define WM8325_GP5_EINT (0x0010) /* GP5_EINT */
• #define WM8325_GP5_EINT_MASK (0x0010) /* GP5_EINT */
• #define WM8325_GP5_EINT_SHIFT ( 4) /* GP5_EINT */
• #define WM8325_GP5_EINT_WIDTH ( 1) /* GP5_EINT */
• #define WM8325_GP4_EINT (0x0008) /* GP4_EINT */
• #define WM8325_GP4_EINT_MASK (0x0008) /* GP4_EINT */
• #define WM8325_GP4_EINT_SHIFT ( 3) /* GP4_EINT */
• #define WM8325_GP4_EINT_WIDTH ( 1) /* GP4_EINT */
• #define WM8325_GP3_EINT (0x0004) /* GP3_EINT */
• #define WM8325_GP3_EINT_MASK (0x0004) /* GP3_EINT */
• #define WM8325_GP3_EINT_SHIFT ( 2) /* GP3_EINT */
• #define WM8325_GP3_EINT_WIDTH ( 1) /* GP3_EINT */
• #define WM8325_GP2_EINT (0x0002) /* GP2_EINT */
• #define WM8325_GP2_EINT_MASK (0x0002) /* GP2_EINT */
• #define WM8325_GP2_EINT_SHIFT ( 1) /* GP2_EINT */
• #define WM8325_GP2_EINT_WIDTH ( 1) /* GP2_EINT */
• #define WM8325_GP1_EINT (0x0001) /* GP1_EINT */
• #define WM8325_GP1_EINT_MASK (0x0001) /* GP1_EINT */
• #define WM8325_GP1_EINT_SHIFT ( 0) /* GP1_EINT */
• #define WM8325_GP1_EINT_WIDTH ( 1) /* GP1_EINT */
• #define WM8325_IRQ_OD (0x0002) /* IRQ_OD */
• #define WM8325_IRQ_OD_MASK (0x0002) /* IRQ_OD */

```



- #define **WM8325\_IRQ\_OD\_SHIFT** ( 1) /\* IRQ\_OD \*/
- #define **WM8325\_IRQ\_OD\_WIDTH** ( 1) /\* IRQ\_OD \*/
- #define **WM8325\_IM\_IRQ** (0x0001) /\* IM\_IRQ \*/
- #define **WM8325\_IM\_IRQ\_MASK** (0x0001) /\* IM\_IRQ \*/
- #define **WM8325\_IM\_IRQ\_SHIFT** ( 0) /\* IM\_IRQ \*/
- #define **WM8325\_IM\_IRQ\_WIDTH** ( 1) /\* IM\_IRQ \*/
- #define **WM8325\_IM\_PS\_INT** (0x8000) /\* IM\_PS\_INT \*/
- #define **WM8325\_IM\_PS\_INT\_MASK** (0x8000) /\* IM\_PS\_INT \*/
- #define **WM8325\_IM\_PS\_INT\_SHIFT** ( 15) /\* IM\_PS\_INT \*/
- #define **WM8325\_IM\_PS\_INT\_WIDTH** ( 1) /\* IM\_PS\_INT \*/
- #define **WM8325\_IM\_TEMP\_INT** (0x4000) /\* IM\_TEMP\_INT \*/
- #define **WM8325\_IM\_TEMP\_INT\_MASK** (0x4000) /\* IM\_TEMP\_INT \*/
- #define **WM8325\_IM\_TEMP\_INT\_SHIFT** ( 14) /\* IM\_TEMP\_INT \*/
- #define **WM8325\_IM\_TEMP\_INT\_WIDTH** ( 1) /\* IM\_TEMP\_INT \*/
- #define **WM8325\_IM\_GP\_INT** (0x2000) /\* IM\_GP\_INT \*/
- #define **WM8325\_IM\_GP\_INT\_MASK** (0x2000) /\* IM\_GP\_INT \*/
- #define **WM8325\_IM\_GP\_INT\_SHIFT** ( 13) /\* IM\_GP\_INT \*/
- #define **WM8325\_IM\_GP\_INT\_WIDTH** ( 1) /\* IM\_GP\_INT \*/
- #define **WM8325\_IM\_ON\_PIN\_INT** (0x1000) /\* IM\_ON\_PIN\_INT \*/
- #define **WM8325\_IM\_ON\_PIN\_INT\_MASK** (0x1000) /\* IM\_ON\_PIN\_INT \*/
- #define **WM8325\_IM\_ON\_PIN\_INT\_SHIFT** ( 12) /\* IM\_ON\_PIN\_INT \*/
- #define **WM8325\_IM\_ON\_PIN\_INT\_WIDTH** ( 1) /\* IM\_ON\_PIN\_INT \*/
- #define **WM8325\_IM\_WDOG\_INT** (0x0800) /\* IM\_WDOG\_INT \*/
- #define **WM8325\_IM\_WDOG\_INT\_MASK** (0x0800) /\* IM\_WDOG\_INT \*/
- #define **WM8325\_IM\_WDOG\_INT\_SHIFT** ( 11) /\* IM\_WDOG\_INT \*/
- #define **WM8325\_IM\_WDOG\_INT\_WIDTH** ( 1) /\* IM\_WDOG\_INT \*/
- #define **WM8325\_IM\_AUXADC\_INT** (0x0100) /\* IM\_AUXADC\_INT \*/
- #define **WM8325\_IM\_AUXADC\_INT\_MASK** (0x0100) /\* IM\_AUXADC\_INT \*/
- #define **WM8325\_IM\_AUXADC\_INT\_SHIFT** ( 8) /\* IM\_AUXADC\_INT \*/
- #define **WM8325\_IM\_AUXADC\_INT\_WIDTH** ( 1) /\* IM\_AUXADC\_INT \*/
- #define **WM8325\_IM\_PPM\_INT** (0x0080) /\* IM\_PPM\_INT \*/
- #define **WM8325\_IM\_PPM\_INT\_MASK** (0x0080) /\* IM\_PPM\_INT \*/
- #define **WM8325\_IM\_PPM\_INT\_SHIFT** ( 7) /\* IM\_PPM\_INT \*/
- #define **WM8325\_IM\_PPM\_INT\_WIDTH** ( 1) /\* IM\_PPM\_INT \*/
- #define **WM8325\_IM\_RTC\_INT** (0x0020) /\* IM\_RTC\_INT \*/
- #define **WM8325\_IM\_RTC\_INT\_MASK** (0x0020) /\* IM\_RTC\_INT \*/
- #define **WM8325\_IM\_RTC\_INT\_SHIFT** ( 5) /\* IM\_RTC\_INT \*/
- #define **WM8325\_IM\_RTC\_INT\_WIDTH** ( 1) /\* IM\_RTC\_INT \*/
- #define **WM8325\_IM\_OTP\_INT** (0x0010) /\* IM\_OTP\_INT \*/
- #define **WM8325\_IM\_OTP\_INT\_MASK** (0x0010) /\* IM\_OTP\_INT \*/
- #define **WM8325\_IM\_OTP\_INT\_SHIFT** ( 4) /\* IM\_OTP\_INT \*/
- #define **WM8325\_IM\_OTP\_INT\_WIDTH** ( 1) /\* IM\_OTP\_INT \*/
- #define **WM8325\_IM\_HC\_INT** (0x0002) /\* IM\_HC\_INT \*/
- #define **WM8325\_IM\_HC\_INT\_MASK** (0x0002) /\* IM\_HC\_INT \*/
- #define **WM8325\_IM\_HC\_INT\_SHIFT** ( 1) /\* IM\_HC\_INT \*/
- #define **WM8325\_IM\_HC\_INT\_WIDTH** ( 1) /\* IM\_HC\_INT \*/
- #define **WM8325\_IM\_UV\_INT** (0x0001) /\* IM\_UV\_INT \*/

- #define **WM8325\_IM\_UV\_INT\_MASK** (0x0001) /\* IM\_UV\_INT \*/
- #define **WM8325\_IM\_UV\_INT\_SHIFT** ( 0) /\* IM\_UV\_INT \*/
- #define **WM8325\_IM\_UV\_INT\_WIDTH** ( 1) /\* IM\_UV\_INT \*/
- #define **WM8325\_IM\_PPM\_SYSLO\_EINT** (0x8000) /\* IM\_PPM\_SYSLO\_EINT \*/
- #define **WM8325\_IM\_PPM\_SYSLO\_EINT\_MASK** (0x8000) /\* IM\_PPM\_SYSLO\_EINT \*/
- #define **WM8325\_IM\_PPM\_SYSLO\_EINT\_SHIFT** ( 15) /\* IM\_PPM\_SYSLO\_EINT \*/
- #define **WM8325\_IM\_PPM\_SYSLO\_EINT\_WIDTH** ( 1) /\* IM\_PPM\_SYSLO\_EINT \*/
- #define **WM8325\_IM\_ON\_PIN\_CINT** (0x1000) /\* IM\_ON\_PIN\_CINT \*/
- #define **WM8325\_IM\_ON\_PIN\_CINT\_MASK** (0x1000) /\* IM\_ON\_PIN\_CINT \*/
- #define **WM8325\_IM\_ON\_PIN\_CINT\_SHIFT** ( 12) /\* IM\_ON\_PIN\_CINT \*/
- #define **WM8325\_IM\_ON\_PIN\_CINT\_WIDTH** ( 1) /\* IM\_ON\_PIN\_CINT \*/
- #define **WM8325\_IM\_WDOG\_TO\_EINT** (0x0800) /\* IM\_WDOG\_TO\_EINT \*/
- #define **WM8325\_IM\_WDOG\_TO\_EINT\_MASK** (0x0800) /\* IM\_WDOG\_TO\_EINT \*/
- #define **WM8325\_IM\_WDOG\_TO\_EINT\_SHIFT** ( 11) /\* IM\_WDOG\_TO\_EINT \*/
- #define **WM8325\_IM\_WDOG\_TO\_EINT\_WIDTH** ( 1) /\* IM\_WDOG\_TO\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DATA\_EINT** (0x0100) /\* IM\_AUXADC\_DATA\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DATA\_EINT\_MASK** (0x0100) /\* IM\_AUXADC\_DATA\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DATA\_EINT\_SHIFT** ( 8) /\* IM\_AUXADC\_DATA\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DATA\_EINT\_WIDTH** ( 1) /\* IM\_AUXADC\_DATA\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP4\_EINT** (0x0080) /\* IM\_AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP4\_EINT\_MASK** (0x0080) /\* IM\_AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP4\_EINT\_SHIFT** ( 7) /\* IM\_AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP4\_EINT\_WIDTH** ( 1) /\* IM\_AUXADC\_DCOMP4\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP3\_EINT** (0x0040) /\* IM\_AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP3\_EINT\_MASK** (0x0040) /\* IM\_AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP3\_EINT\_SHIFT** ( 6) /\* IM\_AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP3\_EINT\_WIDTH** ( 1) /\* IM\_AUXADC\_DCOMP3\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP2\_EINT** (0x0020) /\* IM\_AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP2\_EINT\_MASK** (0x0020) /\* IM\_AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP2\_EINT\_SHIFT** ( 5) /\* IM\_AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP2\_EINT\_WIDTH** ( 1) /\* IM\_AUXADC\_DCOMP2\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP1\_EINT** (0x0010) /\* IM\_AUXADC\_DCOMP1\_EINT \*/

- #define **WM8325\_IM\_AUXADC\_DCOMP1\_EINT\_MASK** (0x0010) /\* IM\_AUXADC\_DCOMP1\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP1\_EINT\_SHIFT** ( 4) /\* IM\_AUXADC\_DCOMP1\_EINT \*/
- #define **WM8325\_IM\_AUXADC\_DCOMP1\_EINT\_WIDTH** ( 1) /\* IM\_AUXADC\_DCOMP1\_EINT \*/
- #define **WM8325\_IM\_RTC\_PER\_EINT** (0x0008) /\* IM\_RTC\_PER\_EINT \*/
- #define **WM8325\_IM\_RTC\_PER\_EINT\_MASK** (0x0008) /\* IM\_RTC\_PER\_EINT \*/
- #define **WM8325\_IM\_RTC\_PER\_EINT\_SHIFT** ( 3) /\* IM\_RTC\_PER\_EINT \*/
- #define **WM8325\_IM\_RTC\_PER\_EINT\_WIDTH** ( 1) /\* IM\_RTC\_PER\_EINT \*/
- #define **WM8325\_IM\_RTC\_ALM\_EINT** (0x0004) /\* IM\_RTC\_ALM\_EINT \*/
- #define **WM8325\_IM\_RTC\_ALM\_EINT\_MASK** (0x0004) /\* IM\_RTC\_ALM\_EINT \*/
- #define **WM8325\_IM\_RTC\_ALM\_EINT\_SHIFT** ( 2) /\* IM\_RTC\_ALM\_EINT \*/
- #define **WM8325\_IM\_RTC\_ALM\_EINT\_WIDTH** ( 1) /\* IM\_RTC\_ALM\_EINT \*/
- #define **WM8325\_IM\_TEMP\_THW\_CINT** (0x0002) /\* IM\_TEMP\_THW\_CINT \*/
- #define **WM8325\_IM\_TEMP\_THW\_CINT\_MASK** (0x0002) /\* IM\_TEMP\_THW\_CINT \*/
- #define **WM8325\_IM\_TEMP\_THW\_CINT\_SHIFT** ( 1) /\* IM\_TEMP\_THW\_CINT \*/
- #define **WM8325\_IM\_TEMP\_THW\_CINT\_WIDTH** ( 1) /\* IM\_TEMP\_THW\_CINT \*/
- #define **WM8325\_IM\_OTP\_CMD\_END\_EINT** (0x0020) /\* IM\_OTP\_CMD\_END\_EINT \*/
- #define **WM8325\_IM\_OTP\_CMD\_END\_EINT\_MASK** (0x0020) /\* IM\_OTP\_CMD\_END\_EINT \*/
- #define **WM8325\_IM\_OTP\_CMD\_END\_EINT\_SHIFT** ( 5) /\* IM\_OTP\_CMD\_END\_EINT \*/
- #define **WM8325\_IM\_OTP\_CMD\_END\_EINT\_WIDTH** ( 1) /\* IM\_OTP\_CMD\_END\_EINT \*/
- #define **WM8325\_IM\_OTP\_ERR\_EINT** (0x0010) /\* IM\_OTP\_ERR\_EINT \*/
- #define **WM8325\_IM\_OTP\_ERR\_EINT\_MASK** (0x0010) /\* IM\_OTP\_ERR\_EINT \*/
- #define **WM8325\_IM\_OTP\_ERR\_EINT\_SHIFT** ( 4) /\* IM\_OTP\_ERR\_EINT \*/
- #define **WM8325\_IM\_OTP\_ERR\_EINT\_WIDTH** ( 1) /\* IM\_OTP\_ERR\_EINT \*/
- #define **WM8325\_IM\_PS\_POR\_EINT** (0x0004) /\* IM\_PS\_POR\_EINT \*/
- #define **WM8325\_IM\_PS\_POR\_EINT\_MASK** (0x0004) /\* IM\_PS\_POR\_EINT \*/
- #define **WM8325\_IM\_PS\_POR\_EINT\_SHIFT** ( 2) /\* IM\_PS\_POR\_EINT \*/
- #define **WM8325\_IM\_PS\_POR\_EINT\_WIDTH** ( 1) /\* IM\_PS\_POR\_EINT \*/
- #define **WM8325\_IM\_PS\_SLEEP\_OFF\_EINT** (0x0002) /\* IM\_PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_IM\_PS\_SLEEP\_OFF\_EINT\_MASK** (0x0002) /\* IM\_PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_IM\_PS\_SLEEP\_OFF\_EINT\_SHIFT** ( 1) /\* IM\_PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_IM\_PS\_SLEEP\_OFF\_EINT\_WIDTH** ( 1) /\* IM\_PS\_SLEEP\_OFF\_EINT \*/
- #define **WM8325\_IM\_PS\_ON\_WAKE\_EINT** (0x0001) /\* IM\_PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_IM\_PS\_ON\_WAKE\_EINT\_MASK** (0x0001) /\* IM\_PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_IM\_PS\_ON\_WAKE\_EINT\_SHIFT** ( 0) /\* IM\_PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_IM\_PS\_ON\_WAKE\_EINT\_WIDTH** ( 1) /\* IM\_PS\_ON\_WAKE\_EINT \*/
- #define **WM8325\_IM\_UV\_LDO10\_EINT** (0x0200) /\* IM\_UV\_LDO10\_EINT \*/
- #define **WM8325\_IM\_UV\_LDO10\_EINT\_MASK** (0x0200) /\* IM\_UV\_LDO10\_EINT \*/
- #define **WM8325\_IM\_UV\_LDO10\_EINT\_SHIFT** ( 9) /\* IM\_UV\_LDO10\_EINT \*/
- #define **WM8325\_IM\_UV\_LDO10\_EINT\_WIDTH** ( 1) /\* IM\_UV\_LDO10\_EINT \*/
- #define **WM8325\_IM\_UV\_LDO9\_EINT** (0x0100) /\* IM\_UV\_LDO9\_EINT \*/

```

• #define WM8325_IM_UV_LDO9_EINT_MASK (0x0100) /* IM_UV_LDO9_EINT */
• #define WM8325_IM_UV_LDO9_EINT_SHIFT ( 8) /* IM_UV_LDO9_EINT */
• #define WM8325_IM_UV_LDO9_EINT_WIDTH ( 1) /* IM_UV_LDO9_EINT */
• #define WM8325_IM_UV_LDO8_EINT (0x0080) /* IM_UV_LDO8_EINT */
• #define WM8325_IM_UV_LDO8_EINT_MASK (0x0080) /* IM_UV_LDO8_EINT */
• #define WM8325_IM_UV_LDO8_EINT_SHIFT ( 7) /* IM_UV_LDO8_EINT */
• #define WM8325_IM_UV_LDO8_EINT_WIDTH ( 1) /* IM_UV_LDO8_EINT */
• #define WM8325_IM_UV_LDO7_EINT (0x0040) /* IM_UV_LDO7_EINT */
• #define WM8325_IM_UV_LDO7_EINT_MASK (0x0040) /* IM_UV_LDO7_EINT */
• #define WM8325_IM_UV_LDO7_EINT_SHIFT ( 6) /* IM_UV_LDO7_EINT */
• #define WM8325_IM_UV_LDO7_EINT_WIDTH ( 1) /* IM_UV_LDO7_EINT */
• #define WM8325_IM_UV_LDO6_EINT (0x0020) /* IM_UV_LDO6_EINT */
• #define WM8325_IM_UV_LDO6_EINT_MASK (0x0020) /* IM_UV_LDO6_EINT */
• #define WM8325_IM_UV_LDO6_EINT_SHIFT ( 5) /* IM_UV_LDO6_EINT */
• #define WM8325_IM_UV_LDO6_EINT_WIDTH ( 1) /* IM_UV_LDO6_EINT */
• #define WM8325_IM_UV_LDO5_EINT (0x0010) /* IM_UV_LDO5_EINT */
• #define WM8325_IM_UV_LDO5_EINT_MASK (0x0010) /* IM_UV_LDO5_EINT */
• #define WM8325_IM_UV_LDO5_EINT_SHIFT ( 4) /* IM_UV_LDO5_EINT */
• #define WM8325_IM_UV_LDO5_EINT_WIDTH ( 1) /* IM_UV_LDO5_EINT */
• #define WM8325_IM_UV_LDO4_EINT (0x0008) /* IM_UV_LDO4_EINT */
• #define WM8325_IM_UV_LDO4_EINT_MASK (0x0008) /* IM_UV_LDO4_EINT */
• #define WM8325_IM_UV_LDO4_EINT_SHIFT ( 3) /* IM_UV_LDO4_EINT */
• #define WM8325_IM_UV_LDO4_EINT_WIDTH ( 1) /* IM_UV_LDO4_EINT */
• #define WM8325_IM_UV_LDO3_EINT (0x0004) /* IM_UV_LDO3_EINT */
• #define WM8325_IM_UV_LDO3_EINT_MASK (0x0004) /* IM_UV_LDO3_EINT */
• #define WM8325_IM_UV_LDO3_EINT_SHIFT ( 2) /* IM_UV_LDO3_EINT */
• #define WM8325_IM_UV_LDO3_EINT_WIDTH ( 1) /* IM_UV_LDO3_EINT */
• #define WM8325_IM_UV_LDO2_EINT (0x0002) /* IM_UV_LDO2_EINT */
• #define WM8325_IM_UV_LDO2_EINT_MASK (0x0002) /* IM_UV_LDO2_EINT */
• #define WM8325_IM_UV_LDO2_EINT_SHIFT ( 1) /* IM_UV_LDO2_EINT */
• #define WM8325_IM_UV_LDO2_EINT_WIDTH ( 1) /* IM_UV_LDO2_EINT */
• #define WM8325_IM_UV_LDO1_EINT (0x0001) /* IM_UV_LDO1_EINT */
• #define WM8325_IM_UV_LDO1_EINT_MASK (0x0001) /* IM_UV_LDO1_EINT */
• #define WM8325_IM_UV_LDO1_EINT_SHIFT ( 0) /* IM_UV_LDO1_EINT */
• #define WM8325_IM_UV_LDO1_EINT_WIDTH ( 1) /* IM_UV_LDO1_EINT */
• #define WM8325_IM_HC_DC2_EINT (0x0200) /* IM_HC_DC2_EINT */
• #define WM8325_IM_HC_DC2_EINT_MASK (0x0200) /* IM_HC_DC2_EINT */
• #define WM8325_IM_HC_DC2_EINT_SHIFT ( 9) /* IM_HC_DC2_EINT */
• #define WM8325_IM_HC_DC2_EINT_WIDTH ( 1) /* IM_HC_DC2_EINT */
• #define WM8325_IM_HC_DC1_EINT (0x0100) /* IM_HC_DC1_EINT */
• #define WM8325_IM_HC_DC1_EINT_MASK (0x0100) /* IM_HC_DC1_EINT */
• #define WM8325_IM_HC_DC1_EINT_SHIFT ( 8) /* IM_HC_DC1_EINT */
• #define WM8325_IM_HC_DC1_EINT_WIDTH ( 1) /* IM_HC_DC1_EINT */
• #define WM8325_IM_XTAL_START_EINT (0x0080) /* IM_XTAL_START_EINT */
• #define WM8325_IM_XTAL_START_EINT_MASK (0x0080) /* IM_XTAL_START_EINT */
  */
• #define WM8325_IM_XTAL_START_EINT_SHIFT ( 7) /* IM_XTAL_START_EINT */

```



- #define **WM8325\_IM\_XTAL\_START\_EINT\_WIDTH** ( 1) /\* IM\_XTAL\_START\_EINT \*/
- #define **WM8325\_IM\_UV\_DC4\_EINT** (0x0008) /\* IM\_UV\_DC4\_EINT \*/
- #define **WM8325\_IM\_UV\_DC4\_EINT\_MASK** (0x0008) /\* IM\_UV\_DC4\_EINT \*/
- #define **WM8325\_IM\_UV\_DC4\_EINT\_SHIFT** ( 3) /\* IM\_UV\_DC4\_EINT \*/
- #define **WM8325\_IM\_UV\_DC4\_EINT\_WIDTH** ( 1) /\* IM\_UV\_DC4\_EINT \*/
- #define **WM8325\_IM\_UV\_DC3\_EINT** (0x0004) /\* IM\_UV\_DC3\_EINT \*/
- #define **WM8325\_IM\_UV\_DC3\_EINT\_MASK** (0x0004) /\* IM\_UV\_DC3\_EINT \*/
- #define **WM8325\_IM\_UV\_DC3\_EINT\_SHIFT** ( 2) /\* IM\_UV\_DC3\_EINT \*/
- #define **WM8325\_IM\_UV\_DC3\_EINT\_WIDTH** ( 1) /\* IM\_UV\_DC3\_EINT \*/
- #define **WM8325\_IM\_UV\_DC2\_EINT** (0x0002) /\* IM\_UV\_DC2\_EINT \*/
- #define **WM8325\_IM\_UV\_DC2\_EINT\_MASK** (0x0002) /\* IM\_UV\_DC2\_EINT \*/
- #define **WM8325\_IM\_UV\_DC2\_EINT\_SHIFT** ( 1) /\* IM\_UV\_DC2\_EINT \*/
- #define **WM8325\_IM\_UV\_DC2\_EINT\_WIDTH** ( 1) /\* IM\_UV\_DC2\_EINT \*/
- #define **WM8325\_IM\_UV\_DC1\_EINT** (0x0001) /\* IM\_UV\_DC1\_EINT \*/
- #define **WM8325\_IM\_UV\_DC1\_EINT\_MASK** (0x0001) /\* IM\_UV\_DC1\_EINT \*/
- #define **WM8325\_IM\_UV\_DC1\_EINT\_SHIFT** ( 0) /\* IM\_UV\_DC1\_EINT \*/
- #define **WM8325\_IM\_UV\_DC1\_EINT\_WIDTH** ( 1) /\* IM\_UV\_DC1\_EINT \*/
- #define **WM8325\_IM\_GP12\_EINT** (0x0800) /\* IM\_GP12\_EINT \*/
- #define **WM8325\_IM\_GP12\_EINT\_MASK** (0x0800) /\* IM\_GP12\_EINT \*/
- #define **WM8325\_IM\_GP12\_EINT\_SHIFT** ( 11) /\* IM\_GP12\_EINT \*/
- #define **WM8325\_IM\_GP12\_EINT\_WIDTH** ( 1) /\* IM\_GP12\_EINT \*/
- #define **WM8325\_IM\_GP11\_EINT** (0x0400) /\* IM\_GP11\_EINT \*/
- #define **WM8325\_IM\_GP11\_EINT\_MASK** (0x0400) /\* IM\_GP11\_EINT \*/
- #define **WM8325\_IM\_GP11\_EINT\_SHIFT** ( 10) /\* IM\_GP11\_EINT \*/
- #define **WM8325\_IM\_GP11\_EINT\_WIDTH** ( 1) /\* IM\_GP11\_EINT \*/
- #define **WM8325\_IM\_GP10\_EINT** (0x0200) /\* IM\_GP10\_EINT \*/
- #define **WM8325\_IM\_GP10\_EINT\_MASK** (0x0200) /\* IM\_GP10\_EINT \*/
- #define **WM8325\_IM\_GP10\_EINT\_SHIFT** ( 9) /\* IM\_GP10\_EINT \*/
- #define **WM8325\_IM\_GP10\_EINT\_WIDTH** ( 1) /\* IM\_GP10\_EINT \*/
- #define **WM8325\_IM\_GP9\_EINT** (0x0100) /\* IM\_GP9\_EINT \*/
- #define **WM8325\_IM\_GP9\_EINT\_MASK** (0x0100) /\* IM\_GP9\_EINT \*/
- #define **WM8325\_IM\_GP9\_EINT\_SHIFT** ( 8) /\* IM\_GP9\_EINT \*/
- #define **WM8325\_IM\_GP9\_EINT\_WIDTH** ( 1) /\* IM\_GP9\_EINT \*/
- #define **WM8325\_IM\_GP8\_EINT** (0x0080) /\* IM\_GP8\_EINT \*/
- #define **WM8325\_IM\_GP8\_EINT\_MASK** (0x0080) /\* IM\_GP8\_EINT \*/
- #define **WM8325\_IM\_GP8\_EINT\_SHIFT** ( 7) /\* IM\_GP8\_EINT \*/
- #define **WM8325\_IM\_GP8\_EINT\_WIDTH** ( 1) /\* IM\_GP8\_EINT \*/
- #define **WM8325\_IM\_GP7\_EINT** (0x0040) /\* IM\_GP7\_EINT \*/
- #define **WM8325\_IM\_GP7\_EINT\_MASK** (0x0040) /\* IM\_GP7\_EINT \*/
- #define **WM8325\_IM\_GP7\_EINT\_SHIFT** ( 6) /\* IM\_GP7\_EINT \*/
- #define **WM8325\_IM\_GP7\_EINT\_WIDTH** ( 1) /\* IM\_GP7\_EINT \*/
- #define **WM8325\_IM\_GP6\_EINT** (0x0020) /\* IM\_GP6\_EINT \*/
- #define **WM8325\_IM\_GP6\_EINT\_MASK** (0x0020) /\* IM\_GP6\_EINT \*/
- #define **WM8325\_IM\_GP6\_EINT\_SHIFT** ( 5) /\* IM\_GP6\_EINT \*/
- #define **WM8325\_IM\_GP6\_EINT\_WIDTH** ( 1) /\* IM\_GP6\_EINT \*/
- #define **WM8325\_IM\_GP5\_EINT** (0x0010) /\* IM\_GP5\_EINT \*/
- #define **WM8325\_IM\_GP5\_EINT\_MASK** (0x0010) /\* IM\_GP5\_EINT \*/

- #define **WM8325\_IM\_GP5\_EINT\_SHIFT** ( 4) /\* IM\_GP5\_EINT \*/
- #define **WM8325\_IM\_GP5\_EINT\_WIDTH** ( 1) /\* IM\_GP5\_EINT \*/
- #define **WM8325\_IM\_GP4\_EINT** (0x0008) /\* IM\_GP4\_EINT \*/
- #define **WM8325\_IM\_GP4\_EINT\_MASK** (0x0008) /\* IM\_GP4\_EINT \*/
- #define **WM8325\_IM\_GP4\_EINT\_SHIFT** ( 3) /\* IM\_GP4\_EINT \*/
- #define **WM8325\_IM\_GP4\_EINT\_WIDTH** ( 1) /\* IM\_GP4\_EINT \*/
- #define **WM8325\_IM\_GP3\_EINT** (0x0004) /\* IM\_GP3\_EINT \*/
- #define **WM8325\_IM\_GP3\_EINT\_MASK** (0x0004) /\* IM\_GP3\_EINT \*/
- #define **WM8325\_IM\_GP3\_EINT\_SHIFT** ( 2) /\* IM\_GP3\_EINT \*/
- #define **WM8325\_IM\_GP3\_EINT\_WIDTH** ( 1) /\* IM\_GP3\_EINT \*/
- #define **WM8325\_IM\_GP2\_EINT** (0x0002) /\* IM\_GP2\_EINT \*/
- #define **WM8325\_IM\_GP2\_EINT\_MASK** (0x0002) /\* IM\_GP2\_EINT \*/
- #define **WM8325\_IM\_GP2\_EINT\_SHIFT** ( 1) /\* IM\_GP2\_EINT \*/
- #define **WM8325\_IM\_GP2\_EINT\_WIDTH** ( 1) /\* IM\_GP2\_EINT \*/
- #define **WM8325\_IM\_GP1\_EINT** (0x0001) /\* IM\_GP1\_EINT \*/
- #define **WM8325\_IM\_GP1\_EINT\_MASK** (0x0001) /\* IM\_GP1\_EINT \*/
- #define **WM8325\_IM\_GP1\_EINT\_SHIFT** ( 0) /\* IM\_GP1\_EINT \*/
- #define **WM8325\_IM\_GP1\_EINT\_WIDTH** ( 1) /\* IM\_GP1\_EINT \*/
- #define **WM8325\_RTC\_WR\_CNT\_MASK** (0xFFFF) /\* RTC\_WR\_CNT - [15:0] \*/
- #define **WM8325\_RTC\_WR\_CNT\_SHIFT** ( 0) /\* RTC\_WR\_CNT - [15:0] \*/
- #define **WM8325\_RTC\_WR\_CNT\_WIDTH** ( 16) /\* RTC\_WR\_CNT - [15:0] \*/
- #define **WM8325\_RTC\_TIME\_1\_MASK** (0xFFFF) /\* RTC\_TIME - [15:0] \*/
- #define **WM8325\_RTC\_TIME\_1\_SHIFT** ( 0) /\* RTC\_TIME - [15:0] \*/
- #define **WM8325\_RTC\_TIME\_1\_WIDTH** ( 16) /\* RTC\_TIME - [15:0] \*/
- #define **WM8325\_RTC\_TIME\_MASK** (0xFFFF) /\* RTC\_TIME - [15:0] \*/
- #define **WM8325\_RTC\_TIME\_SHIFT** ( 0) /\* RTC\_TIME - [15:0] \*/
- #define **WM8325\_RTC\_TIME\_WIDTH** ( 16) /\* RTC\_TIME - [15:0] \*/
- #define **WM8325\_RTC\_ALM\_1\_MASK** (0xFFFF) /\* RTC\_ALM - [15:0] \*/
- #define **WM8325\_RTC\_ALM\_1\_SHIFT** ( 0) /\* RTC\_ALM - [15:0] \*/
- #define **WM8325\_RTC\_ALM\_1\_WIDTH** ( 16) /\* RTC\_ALM - [15:0] \*/
- #define **WM8325\_RTC\_ALM\_MASK** (0xFFFF) /\* RTC\_ALM - [15:0] \*/
- #define **WM8325\_RTC\_ALM\_SHIFT** ( 0) /\* RTC\_ALM - [15:0] \*/
- #define **WM8325\_RTC\_ALM\_WIDTH** ( 16) /\* RTC\_ALM - [15:0] \*/
- #define **WM8325\_RTC\_VALID** (0x8000) /\* RTC\_VALID \*/
- #define **WM8325\_RTC\_VALID\_MASK** (0x8000) /\* RTC\_VALID \*/
- #define **WM8325\_RTC\_VALID\_SHIFT** ( 15) /\* RTC\_VALID \*/
- #define **WM8325\_RTC\_VALID\_WIDTH** ( 1) /\* RTC\_VALID \*/
- #define **WM8325\_RTC\_SYNC\_BUSY** (0x4000) /\* RTC\_SYNC\_BUSY \*/
- #define **WM8325\_RTC\_SYNC\_BUSY\_MASK** (0x4000) /\* RTC\_SYNC\_BUSY \*/
- #define **WM8325\_RTC\_SYNC\_BUSY\_SHIFT** ( 14) /\* RTC\_SYNC\_BUSY \*/
- #define **WM8325\_RTC\_SYNC\_BUSY\_WIDTH** ( 1) /\* RTC\_SYNC\_BUSY \*/
- #define **WM8325\_RTC\_ALM\_ENA** (0x0400) /\* RTC\_ALM\_ENA \*/
- #define **WM8325\_RTC\_ALM\_ENA\_MASK** (0x0400) /\* RTC\_ALM\_ENA \*/
- #define **WM8325\_RTC\_ALM\_ENA\_SHIFT** ( 10) /\* RTC\_ALM\_ENA \*/
- #define **WM8325\_RTC\_ALM\_ENA\_WIDTH** ( 1) /\* RTC\_ALM\_ENA \*/
- #define **WM8325\_RTC\_PINT\_FREQ\_MASK** (0x0070) /\* RTC\_PINT\_FREQ - [6:4] \*/
- #define **WM8325\_RTC\_PINT\_FREQ\_SHIFT** ( 4) /\* RTC\_PINT\_FREQ - [6:4] \*/

- #define **WM8325\_RTC\_PINT\_FREQ\_WIDTH** ( 3) /\* RTC\_PINT\_FREQ - [6:4] \*/
- #define **WM8325\_RTC\_TRIM\_MASK** (0x03FF) /\* RTC\_TRIM - [9:0] \*/
- #define **WM8325\_RTC\_TRIM\_SHIFT** ( 0) /\* RTC\_TRIM - [9:0] \*/
- #define **WM8325\_RTC\_TRIM\_WIDTH** ( 10) /\* RTC\_TRIM - [9:0] \*/
- #define **WM8325\_AUX\_DATA\_SRC\_MASK** (0xF000) /\* AUX\_DATA\_SRC - [15:12] \*/
- #define **WM8325\_AUX\_DATA\_SRC\_SHIFT** ( 12) /\* AUX\_DATA\_SRC - [15:12] \*/
- #define **WM8325\_AUX\_DATA\_SRC\_WIDTH** ( 4) /\* AUX\_DATA\_SRC - [15:12] \*/
- #define **WM8325\_AUX\_DATA\_MASK** (0x0FFF) /\* AUX\_DATA - [11:0] \*/
- #define **WM8325\_AUX\_DATA\_SHIFT** ( 0) /\* AUX\_DATA - [11:0] \*/
- #define **WM8325\_AUX\_DATA\_WIDTH** ( 12) /\* AUX\_DATA - [11:0] \*/
- #define **WM8325\_AUX\_ENA** (0x8000) /\* AUX\_ENA \*/
- #define **WM8325\_AUX\_ENA\_MASK** (0x8000) /\* AUX\_ENA \*/
- #define **WM8325\_AUX\_ENA\_SHIFT** ( 15) /\* AUX\_ENA \*/
- #define **WM8325\_AUX\_ENA\_WIDTH** ( 1) /\* AUX\_ENA \*/
- #define **WM8325\_AUX\_CVT\_ENA** (0x4000) /\* AUX\_CVT\_ENA \*/
- #define **WM8325\_AUX\_CVT\_ENA\_MASK** (0x4000) /\* AUX\_CVT\_ENA \*/
- #define **WM8325\_AUX\_CVT\_ENA\_SHIFT** ( 14) /\* AUX\_CVT\_ENA \*/
- #define **WM8325\_AUX\_CVT\_ENA\_WIDTH** ( 1) /\* AUX\_CVT\_ENA \*/
- #define **WM8325\_AUX\_SLPENA** (0x1000) /\* AUX\_SLPENA \*/
- #define **WM8325\_AUX\_SLPENA\_MASK** (0x1000) /\* AUX\_SLPENA \*/
- #define **WM8325\_AUX\_SLPENA\_SHIFT** ( 12) /\* AUX\_SLPENA \*/
- #define **WM8325\_AUX\_SLPENA\_WIDTH** ( 1) /\* AUX\_SLPENA \*/
- #define **WM8325\_AUX\_RATE\_MASK** (0x003F) /\* AUX\_RATE - [5:0] \*/
- #define **WM8325\_AUX\_RATE\_SHIFT** ( 0) /\* AUX\_RATE - [5:0] \*/
- #define **WM8325\_AUX\_RATE\_WIDTH** ( 6) /\* AUX\_RATE - [5:0] \*/
- #define **WM8325\_AUX\_BKUP\_BATT\_SEL** (0x0400) /\* AUX\_BKUP\_BATT\_SEL \*/
- #define **WM8325\_AUX\_BKUP\_BATT\_SEL\_MASK** (0x0400) /\* AUX\_BKUP\_BATT\_SEL \*/
- #define **WM8325\_AUX\_BKUP\_BATT\_SEL\_SHIFT** ( 10) /\* AUX\_BKUP\_BATT\_SEL \*/
- #define **WM8325\_AUX\_BKUP\_BATT\_SEL\_WIDTH** ( 1) /\* AUX\_BKUP\_BATT\_SEL \*/
- #define **WM8325\_AUX\_PVDD\_SEL** (0x0040) /\* AUX\_PVDD\_SEL \*/
- #define **WM8325\_AUX\_PVDD\_SEL\_MASK** (0x0040) /\* AUX\_PVDD\_SEL \*/
- #define **WM8325\_AUX\_PVDD\_SEL\_SHIFT** ( 6) /\* AUX\_PVDD\_SEL \*/
- #define **WM8325\_AUX\_PVDD\_SEL\_WIDTH** ( 1) /\* AUX\_PVDD\_SEL \*/
- #define **WM8325\_AUX\_CHIP\_TEMP\_SEL** (0x0010) /\* AUX\_CHIP\_TEMP\_SEL \*/
- #define **WM8325\_AUX\_CHIP\_TEMP\_SEL\_MASK** (0x0010) /\* AUX\_CHIP\_TEMP\_SEL \*/
- #define **WM8325\_AUX\_CHIP\_TEMP\_SEL\_SHIFT** ( 4) /\* AUX\_CHIP\_TEMP\_SEL \*/
- #define **WM8325\_AUX\_CHIP\_TEMP\_SEL\_WIDTH** ( 1) /\* AUX\_CHIP\_TEMP\_SEL \*/
- #define **WM8325\_AUX\_GPIO12\_SEL** (0x0004) /\* AUX\_GPIO12\_SEL \*/
- #define **WM8325\_AUX\_GPIO12\_SEL\_MASK** (0x0004) /\* AUX\_GPIO12\_SEL \*/
- #define **WM8325\_AUX\_GPIO12\_SEL\_SHIFT** ( 2) /\* AUX\_GPIO12\_SEL \*/
- #define **WM8325\_AUX\_GPIO12\_SEL\_WIDTH** ( 1) /\* AUX\_GPIO12\_SEL \*/
- #define **WM8325\_AUX\_GPIO11\_SEL** (0x0002) /\* AUX\_GPIO11\_SEL \*/
- #define **WM8325\_AUX\_GPIO11\_SEL\_MASK** (0x0002) /\* AUX\_GPIO11\_SEL \*/
- #define **WM8325\_AUX\_GPIO11\_SEL\_SHIFT** ( 1) /\* AUX\_GPIO11\_SEL \*/
- #define **WM8325\_AUX\_GPIO11\_SEL\_WIDTH** ( 1) /\* AUX\_GPIO11\_SEL \*/
- #define **WM8325\_AUX\_GPIO10\_SEL** (0x0001) /\* AUX\_GPIO10\_SEL \*/
- #define **WM8325\_AUX\_GPIO10\_SEL\_MASK** (0x0001) /\* AUX\_GPIO10\_SEL \*/

- #define **WM8325\_AUX\_GPIO10\_SEL\_SHIFT** ( 0) /\* AUX\_GPIO10\_SEL \*/
- #define **WM8325\_AUX\_GPIO10\_SEL\_WIDTH** ( 1) /\* AUX\_GPIO10\_SEL \*/
- #define **WM8325\_DCOMP4\_STS** (0x0800) /\* DCOMP4\_STS \*/
- #define **WM8325\_DCOMP4\_STS\_MASK** (0x0800) /\* DCOMP4\_STS \*/
- #define **WM8325\_DCOMP4\_STS\_SHIFT** ( 11) /\* DCOMP4\_STS \*/
- #define **WM8325\_DCOMP4\_STS\_WIDTH** ( 1) /\* DCOMP4\_STS \*/
- #define **WM8325\_DCOMP3\_STS** (0x0400) /\* DCOMP3\_STS \*/
- #define **WM8325\_DCOMP3\_STS\_MASK** (0x0400) /\* DCOMP3\_STS \*/
- #define **WM8325\_DCOMP3\_STS\_SHIFT** ( 10) /\* DCOMP3\_STS \*/
- #define **WM8325\_DCOMP3\_STS\_WIDTH** ( 1) /\* DCOMP3\_STS \*/
- #define **WM8325\_DCOMP2\_STS** (0x0200) /\* DCOMP2\_STS \*/
- #define **WM8325\_DCOMP2\_STS\_MASK** (0x0200) /\* DCOMP2\_STS \*/
- #define **WM8325\_DCOMP2\_STS\_SHIFT** ( 9) /\* DCOMP2\_STS \*/
- #define **WM8325\_DCOMP2\_STS\_WIDTH** ( 1) /\* DCOMP2\_STS \*/
- #define **WM8325\_DCOMP1\_STS** (0x0100) /\* DCOMP1\_STS \*/
- #define **WM8325\_DCOMP1\_STS\_MASK** (0x0100) /\* DCOMP1\_STS \*/
- #define **WM8325\_DCOMP1\_STS\_SHIFT** ( 8) /\* DCOMP1\_STS \*/
- #define **WM8325\_DCOMP1\_STS\_WIDTH** ( 1) /\* DCOMP1\_STS \*/
- #define **WM8325\_DCMP4\_ENA** (0x0008) /\* DCMP4\_ENA \*/
- #define **WM8325\_DCMP4\_ENA\_MASK** (0x0008) /\* DCMP4\_ENA \*/
- #define **WM8325\_DCMP4\_ENA\_SHIFT** ( 3) /\* DCMP4\_ENA \*/
- #define **WM8325\_DCMP4\_ENA\_WIDTH** ( 1) /\* DCMP4\_ENA \*/
- #define **WM8325\_DCMP3\_ENA** (0x0004) /\* DCMP3\_ENA \*/
- #define **WM8325\_DCMP3\_ENA\_MASK** (0x0004) /\* DCMP3\_ENA \*/
- #define **WM8325\_DCMP3\_ENA\_SHIFT** ( 2) /\* DCMP3\_ENA \*/
- #define **WM8325\_DCMP3\_ENA\_WIDTH** ( 1) /\* DCMP3\_ENA \*/
- #define **WM8325\_DCMP2\_ENA** (0x0002) /\* DCMP2\_ENA \*/
- #define **WM8325\_DCMP2\_ENA\_MASK** (0x0002) /\* DCMP2\_ENA \*/
- #define **WM8325\_DCMP2\_ENA\_SHIFT** ( 1) /\* DCMP2\_ENA \*/
- #define **WM8325\_DCMP2\_ENA\_WIDTH** ( 1) /\* DCMP2\_ENA \*/
- #define **WM8325\_DCMP1\_ENA** (0x0001) /\* DCMP1\_ENA \*/
- #define **WM8325\_DCMP1\_ENA\_MASK** (0x0001) /\* DCMP1\_ENA \*/
- #define **WM8325\_DCMP1\_ENA\_SHIFT** ( 0) /\* DCMP1\_ENA \*/
- #define **WM8325\_DCMP1\_ENA\_WIDTH** ( 1) /\* DCMP1\_ENA \*/
- #define **WM8325\_DCMP1\_SRC\_MASK** (0xE000) /\* DCMP1\_SRC - [15:13] \*/
- #define **WM8325\_DCMP1\_SRC\_SHIFT** ( 13) /\* DCMP1\_SRC - [15:13] \*/
- #define **WM8325\_DCMP1\_SRC\_WIDTH** ( 3) /\* DCMP1\_SRC - [15:13] \*/
- #define **WM8325\_DCMP1\_GT** (0x1000) /\* DCMP1\_GT \*/
- #define **WM8325\_DCMP1\_GT\_MASK** (0x1000) /\* DCMP1\_GT \*/
- #define **WM8325\_DCMP1\_GT\_SHIFT** ( 12) /\* DCMP1\_GT \*/
- #define **WM8325\_DCMP1\_GT\_WIDTH** ( 1) /\* DCMP1\_GT \*/
- #define **WM8325\_DCMP1\_THR\_MASK** (0x0FFF) /\* DCMP1\_THR - [11:0] \*/
- #define **WM8325\_DCMP1\_THR\_SHIFT** ( 0) /\* DCMP1\_THR - [11:0] \*/
- #define **WM8325\_DCMP1\_THR\_WIDTH** ( 12) /\* DCMP1\_THR - [11:0] \*/
- #define **WM8325\_DCMP2\_SRC\_MASK** (0xE000) /\* DCMP2\_SRC - [15:13] \*/
- #define **WM8325\_DCMP2\_SRC\_SHIFT** ( 13) /\* DCMP2\_SRC - [15:13] \*/
- #define **WM8325\_DCMP2\_SRC\_WIDTH** ( 3) /\* DCMP2\_SRC - [15:13] \*/



- #define **WM8325\_DCMP2\_GT** (0x1000) /\* DCMP2\_GT \*/
- #define **WM8325\_DCMP2\_GT\_MASK** (0x1000) /\* DCMP2\_GT \*/
- #define **WM8325\_DCMP2\_GT\_SHIFT** ( 12) /\* DCMP2\_GT \*/
- #define **WM8325\_DCMP2\_GT\_WIDTH** ( 1) /\* DCMP2\_GT \*/
- #define **WM8325\_DCMP2\_THR\_MASK** (0x0FFF) /\* DCMP2\_THR - [11:0] \*/
- #define **WM8325\_DCMP2\_THR\_SHIFT** ( 0) /\* DCMP2\_THR - [11:0] \*/
- #define **WM8325\_DCMP2\_THR\_WIDTH** ( 12) /\* DCMP2\_THR - [11:0] \*/
- #define **WM8325\_DCMP3\_SRC\_MASK** (0xE000) /\* DCMP3\_SRC - [15:13] \*/
- #define **WM8325\_DCMP3\_SRC\_SHIFT** ( 13) /\* DCMP3\_SRC - [15:13] \*/
- #define **WM8325\_DCMP3\_SRC\_WIDTH** ( 3) /\* DCMP3\_SRC - [15:13] \*/
- #define **WM8325\_DCMP3\_GT** (0x1000) /\* DCMP3\_GT \*/
- #define **WM8325\_DCMP3\_GT\_MASK** (0x1000) /\* DCMP3\_GT \*/
- #define **WM8325\_DCMP3\_GT\_SHIFT** ( 12) /\* DCMP3\_GT \*/
- #define **WM8325\_DCMP3\_GT\_WIDTH** ( 1) /\* DCMP3\_GT \*/
- #define **WM8325\_DCMP3\_THR\_MASK** (0x0FFF) /\* DCMP3\_THR - [11:0] \*/
- #define **WM8325\_DCMP3\_THR\_SHIFT** ( 0) /\* DCMP3\_THR - [11:0] \*/
- #define **WM8325\_DCMP3\_THR\_WIDTH** ( 12) /\* DCMP3\_THR - [11:0] \*/
- #define **WM8325\_DCMP4\_SRC\_MASK** (0xE000) /\* DCMP4\_SRC - [15:13] \*/
- #define **WM8325\_DCMP4\_SRC\_SHIFT** ( 13) /\* DCMP4\_SRC - [15:13] \*/
- #define **WM8325\_DCMP4\_SRC\_WIDTH** ( 3) /\* DCMP4\_SRC - [15:13] \*/
- #define **WM8325\_DCMP4\_GT** (0x1000) /\* DCMP4\_GT \*/
- #define **WM8325\_DCMP4\_GT\_MASK** (0x1000) /\* DCMP4\_GT \*/
- #define **WM8325\_DCMP4\_GT\_SHIFT** ( 12) /\* DCMP4\_GT \*/
- #define **WM8325\_DCMP4\_GT\_WIDTH** ( 1) /\* DCMP4\_GT \*/
- #define **WM8325\_DCMP4\_THR\_MASK** (0x0FFF) /\* DCMP4\_THR - [11:0] \*/
- #define **WM8325\_DCMP4\_THR\_SHIFT** ( 0) /\* DCMP4\_THR - [11:0] \*/
- #define **WM8325\_DCMP4\_THR\_WIDTH** ( 12) /\* DCMP4\_THR - [11:0] \*/
- #define **WM8325\_GP1\_DIR** (0x8000) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_DIR\_MASK** (0x8000) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_DIR\_SHIFT** ( 15) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_DIR\_WIDTH** ( 1) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_PULL\_MASK** (0x6000) /\* GP1\_PULL - [14:13] \*/
- #define **WM8325\_GP1\_PULL\_SHIFT** ( 13) /\* GP1\_PULL - [14:13] \*/
- #define **WM8325\_GP1\_PULL\_WIDTH** ( 2) /\* GP1\_PULL - [14:13] \*/
- #define **WM8325\_GP1\_INT\_MODE** (0x1000) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_INT\_MODE\_MASK** (0x1000) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_INT\_MODE\_SHIFT** ( 12) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_INT\_MODE\_WIDTH** ( 1) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_PWR\_DOM** (0x0800) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_PWR\_DOM\_MASK** (0x0800) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_PWR\_DOM\_SHIFT** ( 11) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_PWR\_DOM\_WIDTH** ( 1) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_POL** (0x0400) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_POL\_MASK** (0x0400) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_POL\_SHIFT** ( 10) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_POL\_WIDTH** ( 1) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_OD** (0x0200) /\* GP1\_OD \*/

- #define **WM8325\_GP1\_OD\_MASK** (0x0200) /\* GP1\_OD \*/
- #define **WM8325\_GP1\_OD\_SHIFT** ( 9) /\* GP1\_OD \*/
- #define **WM8325\_GP1\_OD\_WIDTH** ( 1) /\* GP1\_OD \*/
- #define **WM8325\_GP1\_ENA** (0x0080) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_ENA\_MASK** (0x0080) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_ENA\_SHIFT** ( 7) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_ENA\_WIDTH** ( 1) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_FN\_MASK** (0x000F) /\* GP1\_FN - [3:0] \*/
- #define **WM8325\_GP1\_FN\_SHIFT** ( 0) /\* GP1\_FN - [3:0] \*/
- #define **WM8325\_GP1\_FN\_WIDTH** ( 4) /\* GP1\_FN - [3:0] \*/
- #define **WM8325\_GPx\_DIR\_IN** (1 << WM8325\_GP1\_DIR\_SHIFT)
- #define **WM8325\_GPx\_DIR\_OUT** (0 << WM8325\_GP1\_DIR\_SHIFT)
- #define **WM8325\_GPx\_NO\_PULL** (0 << WM8325\_GP1\_PULL\_SHIFT)
- #define **WM8325\_GPx\_PULL\_DOWN** (1 << WM8325\_GP1\_PULL\_SHIFT)
- #define **WM8325\_GPx\_PULL\_UP** (2 << WM8325\_GP1\_PULL\_SHIFT)
- #define **WM8325\_GPx\_INT\_MODE\_POL\_LEVEL** (0 << WM8325\_GP1\_INT\_MODE\_SHIFT)
- #define **WM8325\_GPx\_INT\_MODE\_BOTH\_LEVELS** (1 << WM8325\_GP1\_INT\_MODE\_SHIFT)
- #define **WM8325\_GPx\_PWR\_DOM\_DBVDD** (0 << WM8325\_GP1\_PWR\_DOM\_SHIFT)
- #define **WM8325\_GPx\_PWR\_DOM\_LDO12\_PVDD** (1 << WM8325\_GP1\_PWR\_DOM\_SHIFT)
- #define **WM8325\_GPx\_POL\_NORMAL** (1<<WM8325\_GP1\_POL\_SHIFT)
- #define **WM8325\_GPx\_POL\_INVERTED** (0<<WM8325\_GP1\_POL\_SHIFT)
- #define **WM8325\_GPx\_OD\_CMOS** (0<<WM8325\_GP1\_POL\_SHIFT)
- #define **WM8325\_GPx\_OD\_OPEN\_DRAIN** (1<<WM8325\_GP1\_POL\_SHIFT)
- #define **WM8325\_GPx\_ENABLE** (1<<WM8325\_GP1\_ENA\_SHIFT)
- #define **WM8325\_GPx\_DISABLE** (0<<WM8325\_GP1\_ENA\_SHIFT)
- #define **WM8325\_GPx\_FN\_GPIO** (0<<WM8325\_GP1\_FN\_SHIFT)
- #define **WM8325\_GPIO\_NORMAL\_OUT\_MODE**
- #define **WM8325\_GPIO\_NORMAL\_IN\_MODE**
- #define **WM8325\_GP2\_DIR** (0x8000) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_DIR\_MASK** (0x8000) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_DIR\_SHIFT** ( 15) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_DIR\_WIDTH** ( 1) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_PULL\_MASK** (0x6000) /\* GP2\_PULL - [14:13] \*/
- #define **WM8325\_GP2\_PULL\_SHIFT** ( 13) /\* GP2\_PULL - [14:13] \*/
- #define **WM8325\_GP2\_PULL\_WIDTH** ( 2) /\* GP2\_PULL - [14:13] \*/
- #define **WM8325\_GP2\_INT\_MODE** (0x1000) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_INT\_MODE\_MASK** (0x1000) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_INT\_MODE\_SHIFT** ( 12) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_INT\_MODE\_WIDTH** ( 1) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_PWR\_DOM** (0x0800) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_PWR\_DOM\_MASK** (0x0800) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_PWR\_DOM\_SHIFT** ( 11) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_PWR\_DOM\_WIDTH** ( 1) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_POL** (0x0400) /\* GP2\_POL \*/

```

• #define WM8325_GP2_POL_MASK (0x0400) /* GP2_POL */
• #define WM8325_GP2_POL_SHIFT ( 10) /* GP2_POL */
• #define WM8325_GP2_POL_WIDTH ( 1) /* GP2_POL */
• #define WM8325_GP2_OD (0x0200) /* GP2_OD */
• #define WM8325_GP2_OD_MASK (0x0200) /* GP2_OD */
• #define WM8325_GP2_OD_SHIFT ( 9) /* GP2_OD */
• #define WM8325_GP2_OD_WIDTH ( 1) /* GP2_OD */
• #define WM8325_GP2_ENA (0x0080) /* GP2_ENA */
• #define WM8325_GP2_ENA_MASK (0x0080) /* GP2_ENA */
• #define WM8325_GP2_ENA_SHIFT ( 7) /* GP2_ENA */
• #define WM8325_GP2_ENA_WIDTH ( 1) /* GP2_ENA */
• #define WM8325_GP2_FN_MASK (0x000F) /* GP2_FN - [3:0] */
• #define WM8325_GP2_FN_SHIFT ( 0) /* GP2_FN - [3:0] */
• #define WM8325_GP2_FN_WIDTH ( 4) /* GP2_FN - [3:0] */
• #define WM8325_GP3_DIR (0x8000) /* GP3_DIR */
• #define WM8325_GP3_DIR_MASK (0x8000) /* GP3_DIR */
• #define WM8325_GP3_DIR_SHIFT ( 15) /* GP3_DIR */
• #define WM8325_GP3_DIR_WIDTH ( 1) /* GP3_DIR */
• #define WM8325_GP3_PULL_MASK (0x6000) /* GP3_PULL - [14:13] */
• #define WM8325_GP3_PULL_SHIFT ( 13) /* GP3_PULL - [14:13] */
• #define WM8325_GP3_PULL_WIDTH ( 2) /* GP3_PULL - [14:13] */
• #define WM8325_GP3_INT_MODE (0x1000) /* GP3_INT_MODE */
• #define WM8325_GP3_INT_MODE_MASK (0x1000) /* GP3_INT_MODE */
• #define WM8325_GP3_INT_MODE_SHIFT ( 12) /* GP3_INT_MODE */
• #define WM8325_GP3_INT_MODE_WIDTH ( 1) /* GP3_INT_MODE */
• #define WM8325_GP3_PWR_DOM (0x0800) /* GP3_PWR_DOM */
• #define WM8325_GP3_PWR_DOM_MASK (0x0800) /* GP3_PWR_DOM */
• #define WM8325_GP3_PWR_DOM_SHIFT ( 11) /* GP3_PWR_DOM */
• #define WM8325_GP3_PWR_DOM_WIDTH ( 1) /* GP3_PWR_DOM */
• #define WM8325_GP3_POL (0x0400) /* GP3_POL */
• #define WM8325_GP3_POL_MASK (0x0400) /* GP3_POL */
• #define WM8325_GP3_POL_SHIFT ( 10) /* GP3_POL */
• #define WM8325_GP3_POL_WIDTH ( 1) /* GP3_POL */
• #define WM8325_GP3_OD (0x0200) /* GP3_OD */
• #define WM8325_GP3_OD_MASK (0x0200) /* GP3_OD */
• #define WM8325_GP3_OD_SHIFT ( 9) /* GP3_OD */
• #define WM8325_GP3_OD_WIDTH ( 1) /* GP3_OD */
• #define WM8325_GP3_ENA (0x0080) /* GP3_ENA */
• #define WM8325_GP3_ENA_MASK (0x0080) /* GP3_ENA */
• #define WM8325_GP3_ENA_SHIFT ( 7) /* GP3_ENA */
• #define WM8325_GP3_ENA_WIDTH ( 1) /* GP3_ENA */
• #define WM8325_GP3_FN_MASK (0x000F) /* GP3_FN - [3:0] */
• #define WM8325_GP3_FN_SHIFT ( 0) /* GP3_FN - [3:0] */
• #define WM8325_GP3_FN_WIDTH ( 4) /* GP3_FN - [3:0] */
• #define WM8325_GP4_DIR (0x8000) /* GP4_DIR */
• #define WM8325_GP4_DIR_MASK (0x8000) /* GP4_DIR */
• #define WM8325_GP4_DIR_SHIFT ( 15) /* GP4_DIR */

```

- #define **WM8325\_GP4\_DIR\_WIDTH** ( 1) /\* GP4\_DIR \*/
- #define **WM8325\_GP4\_PULL\_MASK** (0x6000) /\* GP4\_PULL - [14:13] \*/
- #define **WM8325\_GP4\_PULL\_SHIFT** ( 13) /\* GP4\_PULL - [14:13] \*/
- #define **WM8325\_GP4\_PULL\_WIDTH** ( 2) /\* GP4\_PULL - [14:13] \*/
- #define **WM8325\_GP4\_INT\_MODE** (0x1000) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_INT\_MODE\_MASK** (0x1000) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_INT\_MODE\_SHIFT** ( 12) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_INT\_MODE\_WIDTH** ( 1) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_PWR\_DOM** (0x0800) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_PWR\_DOM\_MASK** (0x0800) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_PWR\_DOM\_SHIFT** ( 11) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_PWR\_DOM\_WIDTH** ( 1) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_POL** (0x0400) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_POL\_MASK** (0x0400) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_POL\_SHIFT** ( 10) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_POL\_WIDTH** ( 1) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_OD** (0x0200) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_OD\_MASK** (0x0200) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_OD\_SHIFT** ( 9) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_OD\_WIDTH** ( 1) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_ENA** (0x0080) /\* GP4\_ENA \*/
- #define **WM8325\_GP4\_ENA\_MASK** (0x0080) /\* GP4\_ENA \*/
- #define **WM8325\_GP4\_ENA\_SHIFT** ( 7) /\* GP4\_ENA \*/
- #define **WM8325\_GP4\_ENA\_WIDTH** ( 1) /\* GP4\_ENA \*/
- #define **WM8325\_GP4\_FN\_MASK** (0x000F) /\* GP4\_FN - [3:0] \*/
- #define **WM8325\_GP4\_FN\_SHIFT** ( 0) /\* GP4\_FN - [3:0] \*/
- #define **WM8325\_GP4\_FN\_WIDTH** ( 4) /\* GP4\_FN - [3:0] \*/
- #define **WM8325\_GP5\_DIR** (0x8000) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_DIR\_MASK** (0x8000) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_DIR\_SHIFT** ( 15) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_DIR\_WIDTH** ( 1) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_PULL\_MASK** (0x6000) /\* GP5\_PULL - [14:13] \*/
- #define **WM8325\_GP5\_PULL\_SHIFT** ( 13) /\* GP5\_PULL - [14:13] \*/
- #define **WM8325\_GP5\_PULL\_WIDTH** ( 2) /\* GP5\_PULL - [14:13] \*/
- #define **WM8325\_GP5\_INT\_MODE** (0x1000) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_INT\_MODE\_MASK** (0x1000) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_INT\_MODE\_SHIFT** ( 12) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_INT\_MODE\_WIDTH** ( 1) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_PWR\_DOM** (0x0800) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_PWR\_DOM\_MASK** (0x0800) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_PWR\_DOM\_SHIFT** ( 11) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_PWR\_DOM\_WIDTH** ( 1) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_POL** (0x0400) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_POL\_MASK** (0x0400) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_POL\_SHIFT** ( 10) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_POL\_WIDTH** ( 1) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_OD** (0x0200) /\* GP5\_OD \*/



```

• #define WM8325_GP5_OD_MASK (0x0200) /* GP5_OD */
• #define WM8325_GP5_OD_SHIFT ( 9) /* GP5_OD */
• #define WM8325_GP5_OD_WIDTH ( 1) /* GP5_OD */
• #define WM8325_GP5_ENA (0x0080) /* GP5_ENA */
• #define WM8325_GP5_ENA_MASK (0x0080) /* GP5_ENA */
• #define WM8325_GP5_ENA_SHIFT ( 7) /* GP5_ENA */
• #define WM8325_GP5_ENA_WIDTH ( 1) /* GP5_ENA */
• #define WM8325_GP5_FN_MASK (0x000F) /* GP5_FN - [3:0] */
• #define WM8325_GP5_FN_SHIFT ( 0) /* GP5_FN - [3:0] */
• #define WM8325_GP5_FN_WIDTH ( 4) /* GP5_FN - [3:0] */
• #define WM8325_GP6_DIR (0x8000) /* GP6_DIR */
• #define WM8325_GP6_DIR_MASK (0x8000) /* GP6_DIR */
• #define WM8325_GP6_DIR_SHIFT ( 15) /* GP6_DIR */
• #define WM8325_GP6_DIR_WIDTH ( 1) /* GP6_DIR */
• #define WM8325_GP6_PULL_MASK (0x6000) /* GP6_PULL - [14:13] */
• #define WM8325_GP6_PULL_SHIFT ( 13) /* GP6_PULL - [14:13] */
• #define WM8325_GP6_PULL_WIDTH ( 2) /* GP6_PULL - [14:13] */
• #define WM8325_GP6_INT_MODE (0x1000) /* GP6_INT_MODE */
• #define WM8325_GP6_INT_MODE_MASK (0x1000) /* GP6_INT_MODE */
• #define WM8325_GP6_INT_MODE_SHIFT ( 12) /* GP6_INT_MODE */
• #define WM8325_GP6_INT_MODE_WIDTH ( 1) /* GP6_INT_MODE */
• #define WM8325_GP6_PWR_DOM (0x0800) /* GP6_PWR_DOM */
• #define WM8325_GP6_PWR_DOM_MASK (0x0800) /* GP6_PWR_DOM */
• #define WM8325_GP6_PWR_DOM_SHIFT ( 11) /* GP6_PWR_DOM */
• #define WM8325_GP6_PWR_DOM_WIDTH ( 1) /* GP6_PWR_DOM */
• #define WM8325_GP6_POL (0x0400) /* GP6_POL */
• #define WM8325_GP6_POL_MASK (0x0400) /* GP6_POL */
• #define WM8325_GP6_POL_SHIFT ( 10) /* GP6_POL */
• #define WM8325_GP6_POL_WIDTH ( 1) /* GP6_POL */
• #define WM8325_GP6_OD (0x0200) /* GP6_OD */
• #define WM8325_GP6_OD_MASK (0x0200) /* GP6_OD */
• #define WM8325_GP6_OD_SHIFT ( 9) /* GP6_OD */
• #define WM8325_GP6_OD_WIDTH ( 1) /* GP6_OD */
• #define WM8325_GP6_ENA (0x0080) /* GP6_ENA */
• #define WM8325_GP6_ENA_MASK (0x0080) /* GP6_ENA */
• #define WM8325_GP6_ENA_SHIFT ( 7) /* GP6_ENA */
• #define WM8325_GP6_ENA_WIDTH ( 1) /* GP6_ENA */
• #define WM8325_GP6_FN_MASK (0x000F) /* GP6_FN - [3:0] */
• #define WM8325_GP6_FN_SHIFT ( 0) /* GP6_FN - [3:0] */
• #define WM8325_GP6_FN_WIDTH ( 4) /* GP6_FN - [3:0] */
• #define WM8325_GP7_DIR (0x8000) /* GP7_DIR */
• #define WM8325_GP7_DIR_MASK (0x8000) /* GP7_DIR */
• #define WM8325_GP7_DIR_SHIFT ( 15) /* GP7_DIR */
• #define WM8325_GP7_DIR_WIDTH ( 1) /* GP7_DIR */
• #define WM8325_GP7_PULL_MASK (0x6000) /* GP7_PULL - [14:13] */
• #define WM8325_GP7_PULL_SHIFT ( 13) /* GP7_PULL - [14:13] */
• #define WM8325_GP7_PULL_WIDTH ( 2) /* GP7_PULL - [14:13] */

```

- #define **WM8325\_GP7\_INT\_MODE** (0x1000) /\* GP7\_INT\_MODE \*/
- #define **WM8325\_GP7\_INT\_MODE\_MASK** (0x1000) /\* GP7\_INT\_MODE \*/
- #define **WM8325\_GP7\_INT\_MODE\_SHIFT** ( 12) /\* GP7\_INT\_MODE \*/
- #define **WM8325\_GP7\_INT\_MODE\_WIDTH** ( 1) /\* GP7\_INT\_MODE \*/
- #define **WM8325\_GP7\_PWR\_DOM** (0x0800) /\* GP7\_PWR\_DOM \*/
- #define **WM8325\_GP7\_PWR\_DOM\_MASK** (0x0800) /\* GP7\_PWR\_DOM \*/
- #define **WM8325\_GP7\_PWR\_DOM\_SHIFT** ( 11) /\* GP7\_PWR\_DOM \*/
- #define **WM8325\_GP7\_PWR\_DOM\_WIDTH** ( 1) /\* GP7\_PWR\_DOM \*/
- #define **WM8325\_GP7\_POL** (0x0400) /\* GP7\_POL \*/
- #define **WM8325\_GP7\_POL\_MASK** (0x0400) /\* GP7\_POL \*/
- #define **WM8325\_GP7\_POL\_SHIFT** ( 10) /\* GP7\_POL \*/
- #define **WM8325\_GP7\_POL\_WIDTH** ( 1) /\* GP7\_POL \*/
- #define **WM8325\_GP7\_OD** (0x0200) /\* GP7\_OD \*/
- #define **WM8325\_GP7\_OD\_MASK** (0x0200) /\* GP7\_OD \*/
- #define **WM8325\_GP7\_OD\_SHIFT** ( 9) /\* GP7\_OD \*/
- #define **WM8325\_GP7\_OD\_WIDTH** ( 1) /\* GP7\_OD \*/
- #define **WM8325\_GP7\_ENA** (0x0080) /\* GP7\_ENA \*/
- #define **WM8325\_GP7\_ENA\_MASK** (0x0080) /\* GP7\_ENA \*/
- #define **WM8325\_GP7\_ENA\_SHIFT** ( 7) /\* GP7\_ENA \*/
- #define **WM8325\_GP7\_ENA\_WIDTH** ( 1) /\* GP7\_ENA \*/
- #define **WM8325\_GP7\_FN\_MASK** (0x000F) /\* GP7\_FN - [3:0] \*/
- #define **WM8325\_GP7\_FN\_SHIFT** ( 0) /\* GP7\_FN - [3:0] \*/
- #define **WM8325\_GP7\_FN\_WIDTH** ( 4) /\* GP7\_FN - [3:0] \*/
- #define **WM8325\_GP8\_DIR** (0x8000) /\* GP8\_DIR \*/
- #define **WM8325\_GP8\_DIR\_MASK** (0x8000) /\* GP8\_DIR \*/
- #define **WM8325\_GP8\_DIR\_SHIFT** ( 15) /\* GP8\_DIR \*/
- #define **WM8325\_GP8\_DIR\_WIDTH** ( 1) /\* GP8\_DIR \*/
- #define **WM8325\_GP8\_PULL\_MASK** (0x6000) /\* GP8\_PULL - [14:13] \*/
- #define **WM8325\_GP8\_PULL\_SHIFT** ( 13) /\* GP8\_PULL - [14:13] \*/
- #define **WM8325\_GP8\_PULL\_WIDTH** ( 2) /\* GP8\_PULL - [14:13] \*/
- #define **WM8325\_GP8\_INT\_MODE** (0x1000) /\* GP8\_INT\_MODE \*/
- #define **WM8325\_GP8\_INT\_MODE\_MASK** (0x1000) /\* GP8\_INT\_MODE \*/
- #define **WM8325\_GP8\_INT\_MODE\_SHIFT** ( 12) /\* GP8\_INT\_MODE \*/
- #define **WM8325\_GP8\_INT\_MODE\_WIDTH** ( 1) /\* GP8\_INT\_MODE \*/
- #define **WM8325\_GP8\_PWR\_DOM** (0x0800) /\* GP8\_PWR\_DOM \*/
- #define **WM8325\_GP8\_PWR\_DOM\_MASK** (0x0800) /\* GP8\_PWR\_DOM \*/
- #define **WM8325\_GP8\_PWR\_DOM\_SHIFT** ( 11) /\* GP8\_PWR\_DOM \*/
- #define **WM8325\_GP8\_PWR\_DOM\_WIDTH** ( 1) /\* GP8\_PWR\_DOM \*/
- #define **WM8325\_GP8\_POL** (0x0400) /\* GP8\_POL \*/
- #define **WM8325\_GP8\_POL\_MASK** (0x0400) /\* GP8\_POL \*/
- #define **WM8325\_GP8\_POL\_SHIFT** ( 10) /\* GP8\_POL \*/
- #define **WM8325\_GP8\_POL\_WIDTH** ( 1) /\* GP8\_POL \*/
- #define **WM8325\_GP8\_OD** (0x0200) /\* GP8\_OD \*/
- #define **WM8325\_GP8\_OD\_MASK** (0x0200) /\* GP8\_OD \*/
- #define **WM8325\_GP8\_OD\_SHIFT** ( 9) /\* GP8\_OD \*/
- #define **WM8325\_GP8\_OD\_WIDTH** ( 1) /\* GP8\_OD \*/
- #define **WM8325\_GP8\_ENA** (0x0080) /\* GP8\_ENA \*/

- #define **WM8325\_GP8\_ENA\_MASK** (0x0080) /\* GP8\_ENA \*/
- #define **WM8325\_GP8\_ENA\_SHIFT** ( 7) /\* GP8\_ENA \*/
- #define **WM8325\_GP8\_ENA\_WIDTH** ( 1) /\* GP8\_ENA \*/
- #define **WM8325\_GP8\_FN\_MASK** (0x000F) /\* GP8\_FN - [3:0] \*/
- #define **WM8325\_GP8\_FN\_SHIFT** ( 0) /\* GP8\_FN - [3:0] \*/
- #define **WM8325\_GP8\_FN\_WIDTH** ( 4) /\* GP8\_FN - [3:0] \*/
- #define **WM8325\_GP9\_DIR** (0x8000) /\* GP9\_DIR \*/
- #define **WM8325\_GP9\_DIR\_MASK** (0x8000) /\* GP9\_DIR \*/
- #define **WM8325\_GP9\_DIR\_SHIFT** ( 15) /\* GP9\_DIR \*/
- #define **WM8325\_GP9\_DIR\_WIDTH** ( 1) /\* GP9\_DIR \*/
- #define **WM8325\_GP9\_PULL\_MASK** (0x6000) /\* GP9\_PULL - [14:13] \*/
- #define **WM8325\_GP9\_PULL\_SHIFT** ( 13) /\* GP9\_PULL - [14:13] \*/
- #define **WM8325\_GP9\_PULL\_WIDTH** ( 2) /\* GP9\_PULL - [14:13] \*/
- #define **WM8325\_GP9\_INT\_MODE** (0x1000) /\* GP9\_INT\_MODE \*/
- #define **WM8325\_GP9\_INT\_MODE\_MASK** (0x1000) /\* GP9\_INT\_MODE \*/
- #define **WM8325\_GP9\_INT\_MODE\_SHIFT** ( 12) /\* GP9\_INT\_MODE \*/
- #define **WM8325\_GP9\_INT\_MODE\_WIDTH** ( 1) /\* GP9\_INT\_MODE \*/
- #define **WM8325\_GP9\_PWR\_DOM** (0x0800) /\* GP9\_PWR\_DOM \*/
- #define **WM8325\_GP9\_PWR\_DOM\_MASK** (0x0800) /\* GP9\_PWR\_DOM \*/
- #define **WM8325\_GP9\_PWR\_DOM\_SHIFT** ( 11) /\* GP9\_PWR\_DOM \*/
- #define **WM8325\_GP9\_PWR\_DOM\_WIDTH** ( 1) /\* GP9\_PWR\_DOM \*/
- #define **WM8325\_GP9\_POL** (0x0400) /\* GP9\_POL \*/
- #define **WM8325\_GP9\_POL\_MASK** (0x0400) /\* GP9\_POL \*/
- #define **WM8325\_GP9\_POL\_SHIFT** ( 10) /\* GP9\_POL \*/
- #define **WM8325\_GP9\_POL\_WIDTH** ( 1) /\* GP9\_POL \*/
- #define **WM8325\_GP9\_OD** (0x0200) /\* GP9\_OD \*/
- #define **WM8325\_GP9\_OD\_MASK** (0x0200) /\* GP9\_OD \*/
- #define **WM8325\_GP9\_OD\_SHIFT** ( 9) /\* GP9\_OD \*/
- #define **WM8325\_GP9\_OD\_WIDTH** ( 1) /\* GP9\_OD \*/
- #define **WM8325\_GP9\_ENA** (0x0080) /\* GP9\_ENA \*/
- #define **WM8325\_GP9\_ENA\_MASK** (0x0080) /\* GP9\_ENA \*/
- #define **WM8325\_GP9\_ENA\_SHIFT** ( 7) /\* GP9\_ENA \*/
- #define **WM8325\_GP9\_ENA\_WIDTH** ( 1) /\* GP9\_ENA \*/
- #define **WM8325\_GP9\_FN\_MASK** (0x000F) /\* GP9\_FN - [3:0] \*/
- #define **WM8325\_GP9\_FN\_SHIFT** ( 0) /\* GP9\_FN - [3:0] \*/
- #define **WM8325\_GP9\_FN\_WIDTH** ( 4) /\* GP9\_FN - [3:0] \*/
- #define **WM8325\_GP10\_DIR** (0x8000) /\* GP10\_DIR \*/
- #define **WM8325\_GP10\_DIR\_MASK** (0x8000) /\* GP10\_DIR \*/
- #define **WM8325\_GP10\_DIR\_SHIFT** ( 15) /\* GP10\_DIR \*/
- #define **WM8325\_GP10\_DIR\_WIDTH** ( 1) /\* GP10\_DIR \*/
- #define **WM8325\_GP10\_PULL\_MASK** (0x6000) /\* GP10\_PULL - [14:13] \*/
- #define **WM8325\_GP10\_PULL\_SHIFT** ( 13) /\* GP10\_PULL - [14:13] \*/
- #define **WM8325\_GP10\_PULL\_WIDTH** ( 2) /\* GP10\_PULL - [14:13] \*/
- #define **WM8325\_GP10\_INT\_MODE** (0x1000) /\* GP10\_INT\_MODE \*/
- #define **WM8325\_GP10\_INT\_MODE\_MASK** (0x1000) /\* GP10\_INT\_MODE \*/
- #define **WM8325\_GP10\_INT\_MODE\_SHIFT** ( 12) /\* GP10\_INT\_MODE \*/
- #define **WM8325\_GP10\_INT\_MODE\_WIDTH** ( 1) /\* GP10\_INT\_MODE \*/

- #define **WM8325\_GP10\_PWR\_DOM** (0x0800) /\* GP10\_PWR\_DOM \*/
- #define **WM8325\_GP10\_PWR\_DOM\_MASK** (0x0800) /\* GP10\_PWR\_DOM \*/
- #define **WM8325\_GP10\_PWR\_DOM\_SHIFT** ( 11) /\* GP10\_PWR\_DOM \*/
- #define **WM8325\_GP10\_PWR\_DOM\_WIDTH** ( 1) /\* GP10\_PWR\_DOM \*/
- #define **WM8325\_GP10\_POL** (0x0400) /\* GP10\_POL \*/
- #define **WM8325\_GP10\_POL\_MASK** (0x0400) /\* GP10\_POL \*/
- #define **WM8325\_GP10\_POL\_SHIFT** ( 10) /\* GP10\_POL \*/
- #define **WM8325\_GP10\_POL\_WIDTH** ( 1) /\* GP10\_POL \*/
- #define **WM8325\_GP10\_OD** (0x0200) /\* GP10\_OD \*/
- #define **WM8325\_GP10\_OD\_MASK** (0x0200) /\* GP10\_OD \*/
- #define **WM8325\_GP10\_OD\_SHIFT** ( 9) /\* GP10\_OD \*/
- #define **WM8325\_GP10\_OD\_WIDTH** ( 1) /\* GP10\_OD \*/
- #define **WM8325\_GP10\_ENA** (0x0080) /\* GP10\_ENA \*/
- #define **WM8325\_GP10\_ENA\_MASK** (0x0080) /\* GP10\_ENA \*/
- #define **WM8325\_GP10\_ENA\_SHIFT** ( 7) /\* GP10\_ENA \*/
- #define **WM8325\_GP10\_ENA\_WIDTH** ( 1) /\* GP10\_ENA \*/
- #define **WM8325\_GP10\_FN\_MASK** (0x000F) /\* GP10\_FN - [3:0] \*/
- #define **WM8325\_GP10\_FN\_SHIFT** ( 0) /\* GP10\_FN - [3:0] \*/
- #define **WM8325\_GP10\_FN\_WIDTH** ( 4) /\* GP10\_FN - [3:0] \*/
- #define **WM8325\_GP11\_DIR** (0x8000) /\* GP11\_DIR \*/
- #define **WM8325\_GP11\_DIR\_MASK** (0x8000) /\* GP11\_DIR \*/
- #define **WM8325\_GP11\_DIR\_SHIFT** ( 15) /\* GP11\_DIR \*/
- #define **WM8325\_GP11\_DIR\_WIDTH** ( 1) /\* GP11\_DIR \*/
- #define **WM8325\_GP11\_PULL\_MASK** (0x6000) /\* GP11\_PULL - [14:13] \*/
- #define **WM8325\_GP11\_PULL\_SHIFT** ( 13) /\* GP11\_PULL - [14:13] \*/
- #define **WM8325\_GP11\_PULL\_WIDTH** ( 2) /\* GP11\_PULL - [14:13] \*/
- #define **WM8325\_GP11\_INT\_MODE** (0x1000) /\* GP11\_INT\_MODE \*/
- #define **WM8325\_GP11\_INT\_MODE\_MASK** (0x1000) /\* GP11\_INT\_MODE \*/
- #define **WM8325\_GP11\_INT\_MODE\_SHIFT** ( 12) /\* GP11\_INT\_MODE \*/
- #define **WM8325\_GP11\_INT\_MODE\_WIDTH** ( 1) /\* GP11\_INT\_MODE \*/
- #define **WM8325\_GP11\_PWR\_DOM** (0x0800) /\* GP11\_PWR\_DOM \*/
- #define **WM8325\_GP11\_PWR\_DOM\_MASK** (0x0800) /\* GP11\_PWR\_DOM \*/
- #define **WM8325\_GP11\_PWR\_DOM\_SHIFT** ( 11) /\* GP11\_PWR\_DOM \*/
- #define **WM8325\_GP11\_PWR\_DOM\_WIDTH** ( 1) /\* GP11\_PWR\_DOM \*/
- #define **WM8325\_GP11\_POL** (0x0400) /\* GP11\_POL \*/
- #define **WM8325\_GP11\_POL\_MASK** (0x0400) /\* GP11\_POL \*/
- #define **WM8325\_GP11\_POL\_SHIFT** ( 10) /\* GP11\_POL \*/
- #define **WM8325\_GP11\_POL\_WIDTH** ( 1) /\* GP11\_POL \*/
- #define **WM8325\_GP11\_OD** (0x0200) /\* GP11\_OD \*/
- #define **WM8325\_GP11\_OD\_MASK** (0x0200) /\* GP11\_OD \*/
- #define **WM8325\_GP11\_OD\_SHIFT** ( 9) /\* GP11\_OD \*/
- #define **WM8325\_GP11\_OD\_WIDTH** ( 1) /\* GP11\_OD \*/
- #define **WM8325\_GP11\_ENA** (0x0080) /\* GP11\_ENA \*/
- #define **WM8325\_GP11\_ENA\_MASK** (0x0080) /\* GP11\_ENA \*/
- #define **WM8325\_GP11\_ENA\_SHIFT** ( 7) /\* GP11\_ENA \*/
- #define **WM8325\_GP11\_ENA\_WIDTH** ( 1) /\* GP11\_ENA \*/
- #define **WM8325\_GP11\_FN\_MASK** (0x000F) /\* GP11\_FN - [3:0] \*/



- #define **WM8325\_GP11\_FN\_SHIFT** ( 0) /\* GP11\_FN - [3:0] \*/
- #define **WM8325\_GP11\_FN\_WIDTH** ( 4) /\* GP11\_FN - [3:0] \*/
- #define **WM8325\_GP12\_DIR** (0x8000) /\* GP12\_DIR \*/
- #define **WM8325\_GP12\_DIR\_MASK** (0x8000) /\* GP12\_DIR \*/
- #define **WM8325\_GP12\_DIR\_SHIFT** ( 15) /\* GP12\_DIR \*/
- #define **WM8325\_GP12\_DIR\_WIDTH** ( 1) /\* GP12\_DIR \*/
- #define **WM8325\_GP12\_PULL\_MASK** (0x6000) /\* GP12\_PULL - [14:13] \*/
- #define **WM8325\_GP12\_PULL\_SHIFT** ( 13) /\* GP12\_PULL - [14:13] \*/
- #define **WM8325\_GP12\_PULL\_WIDTH** ( 2) /\* GP12\_PULL - [14:13] \*/
- #define **WM8325\_GP12\_INT\_MODE** (0x1000) /\* GP12\_INT\_MODE \*/
- #define **WM8325\_GP12\_INT\_MODE\_MASK** (0x1000) /\* GP12\_INT\_MODE \*/
- #define **WM8325\_GP12\_INT\_MODE\_SHIFT** ( 12) /\* GP12\_INT\_MODE \*/
- #define **WM8325\_GP12\_INT\_MODE\_WIDTH** ( 1) /\* GP12\_INT\_MODE \*/
- #define **WM8325\_GP12\_PWR\_DOM** (0x0800) /\* GP12\_PWR\_DOM \*/
- #define **WM8325\_GP12\_PWR\_DOM\_MASK** (0x0800) /\* GP12\_PWR\_DOM \*/
- #define **WM8325\_GP12\_PWR\_DOM\_SHIFT** ( 11) /\* GP12\_PWR\_DOM \*/
- #define **WM8325\_GP12\_PWR\_DOM\_WIDTH** ( 1) /\* GP12\_PWR\_DOM \*/
- #define **WM8325\_GP12\_POL** (0x0400) /\* GP12\_POL \*/
- #define **WM8325\_GP12\_POL\_MASK** (0x0400) /\* GP12\_POL \*/
- #define **WM8325\_GP12\_POL\_SHIFT** ( 10) /\* GP12\_POL \*/
- #define **WM8325\_GP12\_POL\_WIDTH** ( 1) /\* GP12\_POL \*/
- #define **WM8325\_GP12\_OD** (0x0200) /\* GP12\_OD \*/
- #define **WM8325\_GP12\_OD\_MASK** (0x0200) /\* GP12\_OD \*/
- #define **WM8325\_GP12\_OD\_SHIFT** ( 9) /\* GP12\_OD \*/
- #define **WM8325\_GP12\_OD\_WIDTH** ( 1) /\* GP12\_OD \*/
- #define **WM8325\_GP12\_ENA** (0x0080) /\* GP12\_ENA \*/
- #define **WM8325\_GP12\_ENA\_MASK** (0x0080) /\* GP12\_ENA \*/
- #define **WM8325\_GP12\_ENA\_SHIFT** ( 7) /\* GP12\_ENA \*/
- #define **WM8325\_GP12\_ENA\_WIDTH** ( 1) /\* GP12\_ENA \*/
- #define **WM8325\_GP12\_FN\_MASK** (0x000F) /\* GP12\_FN - [3:0] \*/
- #define **WM8325\_GP12\_FN\_SHIFT** ( 0) /\* GP12\_FN - [3:0] \*/
- #define **WM8325\_GP12\_FN\_WIDTH** ( 4) /\* GP12\_FN - [3:0] \*/
- #define **WM8325\_BKUP\_CHG\_ENA** (0x8000) /\* BKUP\_CHG\_ENA \*/
- #define **WM8325\_BKUP\_CHG\_ENA\_MASK** (0x8000) /\* BKUP\_CHG\_ENA \*/
- #define **WM8325\_BKUP\_CHG\_ENA\_SHIFT** ( 15) /\* BKUP\_CHG\_ENA \*/
- #define **WM8325\_BKUP\_CHG\_ENA\_WIDTH** ( 1) /\* BKUP\_CHG\_ENA \*/
- #define **WM8325\_BKUP\_CHG\_STS** (0x4000) /\* BKUP\_CHG\_STS \*/
- #define **WM8325\_BKUP\_CHG\_STS\_MASK** (0x4000) /\* BKUP\_CHG\_STS \*/
- #define **WM8325\_BKUP\_CHG\_STS\_SHIFT** ( 14) /\* BKUP\_CHG\_STS \*/
- #define **WM8325\_BKUP\_CHG\_STS\_WIDTH** ( 1) /\* BKUP\_CHG\_STS \*/
- #define **WM8325\_BKUP\_CHG\_MODE** (0x1000) /\* BKUP\_CHG\_MODE \*/
- #define **WM8325\_BKUP\_CHG\_MODE\_MASK** (0x1000) /\* BKUP\_CHG\_MODE \*/
- #define **WM8325\_BKUP\_CHG\_MODE\_SHIFT** ( 12) /\* BKUP\_CHG\_MODE \*/
- #define **WM8325\_BKUP\_CHG\_MODE\_WIDTH** ( 1) /\* BKUP\_CHG\_MODE \*/
- #define **WM8325\_BKUP\_BATT\_DET\_ENA** (0x0800) /\* BKUP\_BATT\_DET\_ENA \*/
- #define **WM8325\_BKUP\_BATT\_DET\_ENA\_MASK** (0x0800) /\* BKUP\_BATT\_DET\_ENA \*/
- #define **WM8325\_BKUP\_BATT\_DET\_ENA\_SHIFT** ( 11) /\* BKUP\_BATT\_DET\_ENA \*/

- #define **WM8325\_BKUP\_BATT\_DET\_ENA\_WIDTH** ( 1) /\* BKUP\_BATT\_DET\_ENA \*/
- #define **WM8325\_BKUP\_BATT\_STS** (0x0400) /\* BKUP\_BATT\_STS \*/
- #define **WM8325\_BKUP\_BATT\_STS\_MASK** (0x0400) /\* BKUP\_BATT\_STS \*/
- #define **WM8325\_BKUP\_BATT\_STS\_SHIFT** ( 10) /\* BKUP\_BATT\_STS \*/
- #define **WM8325\_BKUP\_BATT\_STS\_WIDTH** ( 1) /\* BKUP\_BATT\_STS \*/
- #define **WM8325\_BKUP\_CHG\_VLIM** (0x0010) /\* BKUP\_CHG\_VLIM \*/
- #define **WM8325\_BKUP\_CHG\_VLIM\_MASK** (0x0010) /\* BKUP\_CHG\_VLIM \*/
- #define **WM8325\_BKUP\_CHG\_VLIM\_SHIFT** ( 4) /\* BKUP\_CHG\_VLIM \*/
- #define **WM8325\_BKUP\_CHG\_VLIM\_WIDTH** ( 1) /\* BKUP\_CHG\_VLIM \*/
- #define **WM8325\_BKUP\_CHG\_ILIM\_MASK** (0x0003) /\* BKUP\_CHG\_ILIM - [1:0] \*/
- #define **WM8325\_BKUP\_CHG\_ILIM\_SHIFT** ( 0) /\* BKUP\_CHG\_ILIM - [1:0] \*/
- #define **WM8325\_BKUP\_CHG\_ILIM\_WIDTH** ( 2) /\* BKUP\_CHG\_ILIM - [1:0] \*/
- #define **WM8325\_LED1\_SRC\_MASK** (0xC000) /\* LED1\_SRC - [15:14] \*/
- #define **WM8325\_LED1\_SRC\_SHIFT** ( 14) /\* LED1\_SRC - [15:14] \*/
- #define **WM8325\_LED1\_SRC\_WIDTH** ( 2) /\* LED1\_SRC - [15:14] \*/
- #define **WM8325\_LED1\_MODE\_MASK** (0x0300) /\* LED1\_MODE - [9:8] \*/
- #define **WM8325\_LED1\_MODE\_SHIFT** ( 8) /\* LED1\_MODE - [9:8] \*/
- #define **WM8325\_LED1\_MODE\_WIDTH** ( 2) /\* LED1\_MODE - [9:8] \*/
- #define **WM8325\_LED1\_SEQ\_LEN\_MASK** (0x0030) /\* LED1\_SEQ\_LEN - [5:4] \*/
- #define **WM8325\_LED1\_SEQ\_LEN\_SHIFT** ( 4) /\* LED1\_SEQ\_LEN - [5:4] \*/
- #define **WM8325\_LED1\_SEQ\_LEN\_WIDTH** ( 2) /\* LED1\_SEQ\_LEN - [5:4] \*/
- #define **WM8325\_LED1\_DUR\_MASK** (0x000C) /\* LED1\_DUR - [3:2] \*/
- #define **WM8325\_LED1\_DUR\_SHIFT** ( 2) /\* LED1\_DUR - [3:2] \*/
- #define **WM8325\_LED1\_DUR\_WIDTH** ( 2) /\* LED1\_DUR - [3:2] \*/
- #define **WM8325\_LED1\_DUTY\_CYC\_MASK** (0x0003) /\* LED1\_DUTY\_CYC - [1:0] \*/
- #define **WM8325\_LED1\_DUTY\_CYC\_SHIFT** ( 0) /\* LED1\_DUTY\_CYC - [1:0] \*/
- #define **WM8325\_LED1\_DUTY\_CYC\_WIDTH** ( 2) /\* LED1\_DUTY\_CYC - [1:0] \*/
- #define **WM8325\_LED2\_SRC\_MASK** (0xC000) /\* LED2\_SRC - [15:14] \*/
- #define **WM8325\_LED2\_SRC\_SHIFT** ( 14) /\* LED2\_SRC - [15:14] \*/
- #define **WM8325\_LED2\_SRC\_WIDTH** ( 2) /\* LED2\_SRC - [15:14] \*/
- #define **WM8325\_LED2\_MODE\_MASK** (0x0300) /\* LED2\_MODE - [9:8] \*/
- #define **WM8325\_LED2\_MODE\_SHIFT** ( 8) /\* LED2\_MODE - [9:8] \*/
- #define **WM8325\_LED2\_MODE\_WIDTH** ( 2) /\* LED2\_MODE - [9:8] \*/
- #define **WM8325\_LED2\_SEQ\_LEN\_MASK** (0x0030) /\* LED2\_SEQ\_LEN - [5:4] \*/
- #define **WM8325\_LED2\_SEQ\_LEN\_SHIFT** ( 4) /\* LED2\_SEQ\_LEN - [5:4] \*/
- #define **WM8325\_LED2\_SEQ\_LEN\_WIDTH** ( 2) /\* LED2\_SEQ\_LEN - [5:4] \*/
- #define **WM8325\_LED2\_DUR\_MASK** (0x000C) /\* LED2\_DUR - [3:2] \*/
- #define **WM8325\_LED2\_DUR\_SHIFT** ( 2) /\* LED2\_DUR - [3:2] \*/
- #define **WM8325\_LED2\_DUR\_WIDTH** ( 2) /\* LED2\_DUR - [3:2] \*/
- #define **WM8325\_LED2\_DUTY\_CYC\_MASK** (0x0003) /\* LED2\_DUTY\_CYC - [1:0] \*/
- #define **WM8325\_LED2\_DUTY\_CYC\_SHIFT** ( 0) /\* LED2\_DUTY\_CYC - [1:0] \*/
- #define **WM8325\_LED2\_DUTY\_CYC\_WIDTH** ( 2) /\* LED2\_DUTY\_CYC - [1:0] \*/
- #define **WM8325\_EPE2\_ENA** (0x0080) /\* EPE2\_ENA \*/
- #define **WM8325\_EPE2\_ENA\_MASK** (0x0080) /\* EPE2\_ENA \*/
- #define **WM8325\_EPE2\_ENA\_SHIFT** ( 7) /\* EPE2\_ENA \*/
- #define **WM8325\_EPE2\_ENA\_WIDTH** ( 1) /\* EPE2\_ENA \*/
- #define **WM8325\_EPE1\_ENA** (0x0040) /\* EPE1\_ENA \*/



- #define **WM8325\_EPE1\_ENA\_MASK** (0x0040) /\* EPE1\_ENA \*/
- #define **WM8325\_EPE1\_ENA\_SHIFT** ( 6) /\* EPE1\_ENA \*/
- #define **WM8325\_EPE1\_ENA\_WIDTH** ( 1) /\* EPE1\_ENA \*/
- #define **WM8325\_DC4\_ENA** (0x0008) /\* DC4\_ENA \*/
- #define **WM8325\_DC4\_ENA\_MASK** (0x0008) /\* DC4\_ENA \*/
- #define **WM8325\_DC4\_ENA\_SHIFT** ( 3) /\* DC4\_ENA \*/
- #define **WM8325\_DC4\_ENA\_WIDTH** ( 1) /\* DC4\_ENA \*/
- #define **WM8325\_DC3\_ENA** (0x0004) /\* DC3\_ENA \*/
- #define **WM8325\_DC3\_ENA\_MASK** (0x0004) /\* DC3\_ENA \*/
- #define **WM8325\_DC3\_ENA\_SHIFT** ( 2) /\* DC3\_ENA \*/
- #define **WM8325\_DC3\_ENA\_WIDTH** ( 1) /\* DC3\_ENA \*/
- #define **WM8325\_DC2\_ENA** (0x0002) /\* DC2\_ENA \*/
- #define **WM8325\_DC2\_ENA\_MASK** (0x0002) /\* DC2\_ENA \*/
- #define **WM8325\_DC2\_ENA\_SHIFT** ( 1) /\* DC2\_ENA \*/
- #define **WM8325\_DC2\_ENA\_WIDTH** ( 1) /\* DC2\_ENA \*/
- #define **WM8325\_DC1\_ENA** (0x0001) /\* DC1\_ENA \*/
- #define **WM8325\_DC1\_ENA\_MASK** (0x0001) /\* DC1\_ENA \*/
- #define **WM8325\_DC1\_ENA\_SHIFT** ( 0) /\* DC1\_ENA \*/
- #define **WM8325\_DC1\_ENA\_WIDTH** ( 1) /\* DC1\_ENA \*/
- #define **WM8325\_LDO11\_ENA** (0x0400) /\* LDO11\_ENA \*/
- #define **WM8325\_LDO11\_ENA\_MASK** (0x0400) /\* LDO11\_ENA \*/
- #define **WM8325\_LDO11\_ENA\_SHIFT** (10) /\* LDO11\_ENA \*/
- #define **WM8325\_LDO11\_ENA\_WIDTH** ( 1) /\* LDO11\_ENA \*/
- #define **WM8325\_LDO10\_ENA** (0x0200) /\* LDO10\_ENA \*/
- #define **WM8325\_LDO10\_ENA\_MASK** (0x0200) /\* LDO10\_ENA \*/
- #define **WM8325\_LDO10\_ENA\_SHIFT** ( 9) /\* LDO10\_ENA \*/
- #define **WM8325\_LDO10\_ENA\_WIDTH** ( 1) /\* LDO10\_ENA \*/
- #define **WM8325\_LDO9\_ENA** (0x0100) /\* LDO9\_ENA \*/
- #define **WM8325\_LDO9\_ENA\_MASK** (0x0100) /\* LDO9\_ENA \*/
- #define **WM8325\_LDO9\_ENA\_SHIFT** ( 8) /\* LDO9\_ENA \*/
- #define **WM8325\_LDO9\_ENA\_WIDTH** ( 1) /\* LDO9\_ENA \*/
- #define **WM8325\_LDO8\_ENA** (0x0080) /\* LDO8\_ENA \*/
- #define **WM8325\_LDO8\_ENA\_MASK** (0x0080) /\* LDO8\_ENA \*/
- #define **WM8325\_LDO8\_ENA\_SHIFT** ( 7) /\* LDO8\_ENA \*/
- #define **WM8325\_LDO8\_ENA\_WIDTH** ( 1) /\* LDO8\_ENA \*/
- #define **WM8325\_LDO7\_ENA** (0x0040) /\* LDO7\_ENA \*/
- #define **WM8325\_LDO7\_ENA\_MASK** (0x0040) /\* LDO7\_ENA \*/
- #define **WM8325\_LDO7\_ENA\_SHIFT** ( 6) /\* LDO7\_ENA \*/
- #define **WM8325\_LDO7\_ENA\_WIDTH** ( 1) /\* LDO7\_ENA \*/
- #define **WM8325\_LDO6\_ENA** (0x0020) /\* LDO6\_ENA \*/
- #define **WM8325\_LDO6\_ENA\_MASK** (0x0020) /\* LDO6\_ENA \*/
- #define **WM8325\_LDO6\_ENA\_SHIFT** ( 5) /\* LDO6\_ENA \*/
- #define **WM8325\_LDO6\_ENA\_WIDTH** ( 1) /\* LDO6\_ENA \*/
- #define **WM8325\_LDO5\_ENA** (0x0010) /\* LDO5\_ENA \*/
- #define **WM8325\_LDO5\_ENA\_MASK** (0x0010) /\* LDO5\_ENA \*/
- #define **WM8325\_LDO5\_ENA\_SHIFT** ( 4) /\* LDO5\_ENA \*/
- #define **WM8325\_LDO5\_ENA\_WIDTH** ( 1) /\* LDO5\_ENA \*/

- #define **WM8325\_LDO4\_ENA** (0x0008) /\* LDO4\_ENA \*/
- #define **WM8325\_LDO4\_ENA\_MASK** (0x0008) /\* LDO4\_ENA \*/
- #define **WM8325\_LDO4\_ENA\_SHIFT** ( 3) /\* LDO4\_ENA \*/
- #define **WM8325\_LDO4\_ENA\_WIDTH** ( 1) /\* LDO4\_ENA \*/
- #define **WM8325\_LDO3\_ENA** (0x0004) /\* LDO3\_ENA \*/
- #define **WM8325\_LDO3\_ENA\_MASK** (0x0004) /\* LDO3\_ENA \*/
- #define **WM8325\_LDO3\_ENA\_SHIFT** ( 2) /\* LDO3\_ENA \*/
- #define **WM8325\_LDO3\_ENA\_WIDTH** ( 1) /\* LDO3\_ENA \*/
- #define **WM8325\_LDO2\_ENA** (0x0002) /\* LDO2\_ENA \*/
- #define **WM8325\_LDO2\_ENA\_MASK** (0x0002) /\* LDO2\_ENA \*/
- #define **WM8325\_LDO2\_ENA\_SHIFT** ( 1) /\* LDO2\_ENA \*/
- #define **WM8325\_LDO2\_ENA\_WIDTH** ( 1) /\* LDO2\_ENA \*/
- #define **WM8325\_LDO1\_ENA** (0x0001) /\* LDO1\_ENA \*/
- #define **WM8325\_LDO1\_ENA\_MASK** (0x0001) /\* LDO1\_ENA \*/
- #define **WM8325\_LDO1\_ENA\_SHIFT** ( 0) /\* LDO1\_ENA \*/
- #define **WM8325\_LDO1\_ENA\_WIDTH** ( 1) /\* LDO1\_ENA \*/
- #define **WM8325\_EPE2\_STS** (0x0080) /\* EPE2\_STS \*/
- #define **WM8325\_EPE2\_STS\_MASK** (0x0080) /\* EPE2\_STS \*/
- #define **WM8325\_EPE2\_STS\_SHIFT** ( 7) /\* EPE2\_STS \*/
- #define **WM8325\_EPE2\_STS\_WIDTH** ( 1) /\* EPE2\_STS \*/
- #define **WM8325\_EPE1\_STS** (0x0040) /\* EPE1\_STS \*/
- #define **WM8325\_EPE1\_STS\_MASK** (0x0040) /\* EPE1\_STS \*/
- #define **WM8325\_EPE1\_STS\_SHIFT** ( 6) /\* EPE1\_STS \*/
- #define **WM8325\_EPE1\_STS\_WIDTH** ( 1) /\* EPE1\_STS \*/
- #define **WM8325\_DC4\_STS** (0x0008) /\* DC4\_STS \*/
- #define **WM8325\_DC4\_STS\_MASK** (0x0008) /\* DC4\_STS \*/
- #define **WM8325\_DC4\_STS\_SHIFT** ( 3) /\* DC4\_STS \*/
- #define **WM8325\_DC4\_STS\_WIDTH** ( 1) /\* DC4\_STS \*/
- #define **WM8325\_DC3\_STS** (0x0004) /\* DC3\_STS \*/
- #define **WM8325\_DC3\_STS\_MASK** (0x0004) /\* DC3\_STS \*/
- #define **WM8325\_DC3\_STS\_SHIFT** ( 2) /\* DC3\_STS \*/
- #define **WM8325\_DC3\_STS\_WIDTH** ( 1) /\* DC3\_STS \*/
- #define **WM8325\_DC2\_STS** (0x0002) /\* DC2\_STS \*/
- #define **WM8325\_DC2\_STS\_MASK** (0x0002) /\* DC2\_STS \*/
- #define **WM8325\_DC2\_STS\_SHIFT** ( 1) /\* DC2\_STS \*/
- #define **WM8325\_DC2\_STS\_WIDTH** ( 1) /\* DC2\_STS \*/
- #define **WM8325\_DC1\_STS** (0x0001) /\* DC1\_STS \*/
- #define **WM8325\_DC1\_STS\_MASK** (0x0001) /\* DC1\_STS \*/
- #define **WM8325\_DC1\_STS\_SHIFT** ( 0) /\* DC1\_STS \*/
- #define **WM8325\_DC1\_STS\_WIDTH** ( 1) /\* DC1\_STS \*/
- #define **WM8325\_LDO11\_STS** (0x0400) /\* LDO11\_STS \*/
- #define **WM8325\_LDO11\_STS\_MASK** (0x0400) /\* LDO11\_STS \*/
- #define **WM8325\_LDO11\_STS\_SHIFT** ( 10) /\* LDO11\_STS \*/
- #define **WM8325\_LDO11\_STS\_WIDTH** ( 1) /\* LDO11\_STS \*/
- #define **WM8325\_LDO10\_STS** (0x0200) /\* LDO10\_STS \*/
- #define **WM8325\_LDO10\_STS\_MASK** (0x0200) /\* LDO10\_STS \*/
- #define **WM8325\_LDO10\_STS\_SHIFT** ( 9) /\* LDO10\_STS \*/

- #define **WM8325\_LDO10\_STS\_WIDTH** ( 1) /\* LDO10\_STS \*/
- #define **WM8325\_LDO9\_STS** (0x0100) /\* LDO9\_STS \*/
- #define **WM8325\_LDO9\_STS\_MASK** (0x0100) /\* LDO9\_STS \*/
- #define **WM8325\_LDO9\_STS\_SHIFT** ( 8) /\* LDO9\_STS \*/
- #define **WM8325\_LDO9\_STS\_WIDTH** ( 1) /\* LDO9\_STS \*/
- #define **WM8325\_LDO8\_STS** (0x0080) /\* LDO8\_STS \*/
- #define **WM8325\_LDO8\_STS\_MASK** (0x0080) /\* LDO8\_STS \*/
- #define **WM8325\_LDO8\_STS\_SHIFT** ( 7) /\* LDO8\_STS \*/
- #define **WM8325\_LDO8\_STS\_WIDTH** ( 1) /\* LDO8\_STS \*/
- #define **WM8325\_LDO7\_STS** (0x0040) /\* LDO7\_STS \*/
- #define **WM8325\_LDO7\_STS\_MASK** (0x0040) /\* LDO7\_STS \*/
- #define **WM8325\_LDO7\_STS\_SHIFT** ( 6) /\* LDO7\_STS \*/
- #define **WM8325\_LDO7\_STS\_WIDTH** ( 1) /\* LDO7\_STS \*/
- #define **WM8325\_LDO6\_STS** (0x0020) /\* LDO6\_STS \*/
- #define **WM8325\_LDO6\_STS\_MASK** (0x0020) /\* LDO6\_STS \*/
- #define **WM8325\_LDO6\_STS\_SHIFT** ( 5) /\* LDO6\_STS \*/
- #define **WM8325\_LDO6\_STS\_WIDTH** ( 1) /\* LDO6\_STS \*/
- #define **WM8325\_LDO5\_STS** (0x0010) /\* LDO5\_STS \*/
- #define **WM8325\_LDO5\_STS\_MASK** (0x0010) /\* LDO5\_STS \*/
- #define **WM8325\_LDO5\_STS\_SHIFT** ( 4) /\* LDO5\_STS \*/
- #define **WM8325\_LDO5\_STS\_WIDTH** ( 1) /\* LDO5\_STS \*/
- #define **WM8325\_LDO4\_STS** (0x0008) /\* LDO4\_STS \*/
- #define **WM8325\_LDO4\_STS\_MASK** (0x0008) /\* LDO4\_STS \*/
- #define **WM8325\_LDO4\_STS\_SHIFT** ( 3) /\* LDO4\_STS \*/
- #define **WM8325\_LDO4\_STS\_WIDTH** ( 1) /\* LDO4\_STS \*/
- #define **WM8325\_LDO3\_STS** (0x0004) /\* LDO3\_STS \*/
- #define **WM8325\_LDO3\_STS\_MASK** (0x0004) /\* LDO3\_STS \*/
- #define **WM8325\_LDO3\_STS\_SHIFT** ( 2) /\* LDO3\_STS \*/
- #define **WM8325\_LDO3\_STS\_WIDTH** ( 1) /\* LDO3\_STS \*/
- #define **WM8325\_LDO2\_STS** (0x0002) /\* LDO2\_STS \*/
- #define **WM8325\_LDO2\_STS\_MASK** (0x0002) /\* LDO2\_STS \*/
- #define **WM8325\_LDO2\_STS\_SHIFT** ( 1) /\* LDO2\_STS \*/
- #define **WM8325\_LDO2\_STS\_WIDTH** ( 1) /\* LDO2\_STS \*/
- #define **WM8325\_LDO1\_STS** (0x0001) /\* LDO1\_STS \*/
- #define **WM8325\_LDO1\_STS\_MASK** (0x0001) /\* LDO1\_STS \*/
- #define **WM8325\_LDO1\_STS\_SHIFT** ( 0) /\* LDO1\_STS \*/
- #define **WM8325\_LDO1\_STS\_WIDTH** ( 1) /\* LDO1\_STS \*/
- #define **WM8325\_DC2\_OV\_STS** (0x2000) /\* DC2\_OV\_STS \*/
- #define **WM8325\_DC2\_OV\_STS\_MASK** (0x2000) /\* DC2\_OV\_STS \*/
- #define **WM8325\_DC2\_OV\_STS\_SHIFT** ( 13) /\* DC2\_OV\_STS \*/
- #define **WM8325\_DC2\_OV\_STS\_WIDTH** ( 1) /\* DC2\_OV\_STS \*/
- #define **WM8325\_DC1\_OV\_STS** (0x1000) /\* DC1\_OV\_STS \*/
- #define **WM8325\_DC1\_OV\_STS\_MASK** (0x1000) /\* DC1\_OV\_STS \*/
- #define **WM8325\_DC1\_OV\_STS\_SHIFT** ( 12) /\* DC1\_OV\_STS \*/
- #define **WM8325\_DC1\_OV\_STS\_WIDTH** ( 1) /\* DC1\_OV\_STS \*/
- #define **WM8325\_DC2\_HC\_STS** (0x0200) /\* DC2\_HC\_STS \*/
- #define **WM8325\_DC2\_HC\_STS\_MASK** (0x0200) /\* DC2\_HC\_STS \*/

- #define **WM8325\_DC2\_HC\_STS\_SHIFT** ( 9) /\* DC2\_HC\_STS \*/
- #define **WM8325\_DC2\_HC\_STS\_WIDTH** ( 1) /\* DC2\_HC\_STS \*/
- #define **WM8325\_DC1\_HC\_STS** (0x0100) /\* DC1\_HC\_STS \*/
- #define **WM8325\_DC1\_HC\_STS\_MASK** (0x0100) /\* DC1\_HC\_STS \*/
- #define **WM8325\_DC1\_HC\_STS\_SHIFT** ( 8) /\* DC1\_HC\_STS \*/
- #define **WM8325\_DC1\_HC\_STS\_WIDTH** ( 1) /\* DC1\_HC\_STS \*/
- #define **WM8325\_DC4\_UV\_STS** (0x0008) /\* DC4\_UV\_STS \*/
- #define **WM8325\_DC4\_UV\_STS\_MASK** (0x0008) /\* DC4\_UV\_STS \*/
- #define **WM8325\_DC4\_UV\_STS\_SHIFT** ( 3) /\* DC4\_UV\_STS \*/
- #define **WM8325\_DC4\_UV\_STS\_WIDTH** ( 1) /\* DC4\_UV\_STS \*/
- #define **WM8325\_DC3\_UV\_STS** (0x0004) /\* DC3\_UV\_STS \*/
- #define **WM8325\_DC3\_UV\_STS\_MASK** (0x0004) /\* DC3\_UV\_STS \*/
- #define **WM8325\_DC3\_UV\_STS\_SHIFT** ( 2) /\* DC3\_UV\_STS \*/
- #define **WM8325\_DC3\_UV\_STS\_WIDTH** ( 1) /\* DC3\_UV\_STS \*/
- #define **WM8325\_DC2\_UV\_STS** (0x0002) /\* DC2\_UV\_STS \*/
- #define **WM8325\_DC2\_UV\_STS\_MASK** (0x0002) /\* DC2\_UV\_STS \*/
- #define **WM8325\_DC2\_UV\_STS\_SHIFT** ( 1) /\* DC2\_UV\_STS \*/
- #define **WM8325\_DC2\_UV\_STS\_WIDTH** ( 1) /\* DC2\_UV\_STS \*/
- #define **WM8325\_DC1\_UV\_STS** (0x0001) /\* DC1\_UV\_STS \*/
- #define **WM8325\_DC1\_UV\_STS\_MASK** (0x0001) /\* DC1\_UV\_STS \*/
- #define **WM8325\_DC1\_UV\_STS\_SHIFT** ( 0) /\* DC1\_UV\_STS \*/
- #define **WM8325\_DC1\_UV\_STS\_WIDTH** ( 1) /\* DC1\_UV\_STS \*/
- #define **WM8325\_INTLDO\_UV\_STS** (0x8000) /\* INTLDO\_UV\_STS \*/
- #define **WM8325\_INTLDO\_UV\_STS\_MASK** (0x8000) /\* INTLDO\_UV\_STS \*/
- #define **WM8325\_INTLDO\_UV\_STS\_SHIFT** ( 15) /\* INTLDO\_UV\_STS \*/
- #define **WM8325\_INTLDO\_UV\_STS\_WIDTH** ( 1) /\* INTLDO\_UV\_STS \*/
- #define **WM8325\_LDO10\_UV\_STS** (0x0200) /\* LDO10\_UV\_STS \*/
- #define **WM8325\_LDO10\_UV\_STS\_MASK** (0x0200) /\* LDO10\_UV\_STS \*/
- #define **WM8325\_LDO10\_UV\_STS\_SHIFT** ( 9) /\* LDO10\_UV\_STS \*/
- #define **WM8325\_LDO10\_UV\_STS\_WIDTH** ( 1) /\* LDO10\_UV\_STS \*/
- #define **WM8325\_LDO9\_UV\_STS** (0x0100) /\* LDO9\_UV\_STS \*/
- #define **WM8325\_LDO9\_UV\_STS\_MASK** (0x0100) /\* LDO9\_UV\_STS \*/
- #define **WM8325\_LDO9\_UV\_STS\_SHIFT** ( 8) /\* LDO9\_UV\_STS \*/
- #define **WM8325\_LDO9\_UV\_STS\_WIDTH** ( 1) /\* LDO9\_UV\_STS \*/
- #define **WM8325\_LDO8\_UV\_STS** (0x0080) /\* LDO8\_UV\_STS \*/
- #define **WM8325\_LDO8\_UV\_STS\_MASK** (0x0080) /\* LDO8\_UV\_STS \*/
- #define **WM8325\_LDO8\_UV\_STS\_SHIFT** ( 7) /\* LDO8\_UV\_STS \*/
- #define **WM8325\_LDO8\_UV\_STS\_WIDTH** ( 1) /\* LDO8\_UV\_STS \*/
- #define **WM8325\_LDO7\_UV\_STS** (0x0040) /\* LDO7\_UV\_STS \*/
- #define **WM8325\_LDO7\_UV\_STS\_MASK** (0x0040) /\* LDO7\_UV\_STS \*/
- #define **WM8325\_LDO7\_UV\_STS\_SHIFT** ( 6) /\* LDO7\_UV\_STS \*/
- #define **WM8325\_LDO7\_UV\_STS\_WIDTH** ( 1) /\* LDO7\_UV\_STS \*/
- #define **WM8325\_LDO6\_UV\_STS** (0x0020) /\* LDO6\_UV\_STS \*/
- #define **WM8325\_LDO6\_UV\_STS\_MASK** (0x0020) /\* LDO6\_UV\_STS \*/
- #define **WM8325\_LDO6\_UV\_STS\_SHIFT** ( 5) /\* LDO6\_UV\_STS \*/
- #define **WM8325\_LDO6\_UV\_STS\_WIDTH** ( 1) /\* LDO6\_UV\_STS \*/
- #define **WM8325\_LDO5\_UV\_STS** (0x0010) /\* LDO5\_UV\_STS \*/



- #define **WM8325\_LDO5\_UV\_STS\_MASK** (0x0010) /\* LDO5\_UV\_STS \*/
- #define **WM8325\_LDO5\_UV\_STS\_SHIFT** ( 4) /\* LDO5\_UV\_STS \*/
- #define **WM8325\_LDO5\_UV\_STS\_WIDTH** ( 1) /\* LDO5\_UV\_STS \*/
- #define **WM8325\_LDO4\_UV\_STS** (0x0008) /\* LDO4\_UV\_STS \*/
- #define **WM8325\_LDO4\_UV\_STS\_MASK** (0x0008) /\* LDO4\_UV\_STS \*/
- #define **WM8325\_LDO4\_UV\_STS\_SHIFT** ( 3) /\* LDO4\_UV\_STS \*/
- #define **WM8325\_LDO4\_UV\_STS\_WIDTH** ( 1) /\* LDO4\_UV\_STS \*/
- #define **WM8325\_LDO3\_UV\_STS** (0x0004) /\* LDO3\_UV\_STS \*/
- #define **WM8325\_LDO3\_UV\_STS\_MASK** (0x0004) /\* LDO3\_UV\_STS \*/
- #define **WM8325\_LDO3\_UV\_STS\_SHIFT** ( 2) /\* LDO3\_UV\_STS \*/
- #define **WM8325\_LDO3\_UV\_STS\_WIDTH** ( 1) /\* LDO3\_UV\_STS \*/
- #define **WM8325\_LDO2\_UV\_STS** (0x0002) /\* LDO2\_UV\_STS \*/
- #define **WM8325\_LDO2\_UV\_STS\_MASK** (0x0002) /\* LDO2\_UV\_STS \*/
- #define **WM8325\_LDO2\_UV\_STS\_SHIFT** ( 1) /\* LDO2\_UV\_STS \*/
- #define **WM8325\_LDO2\_UV\_STS\_WIDTH** ( 1) /\* LDO2\_UV\_STS \*/
- #define **WM8325\_LDO1\_UV\_STS** (0x0001) /\* LDO1\_UV\_STS \*/
- #define **WM8325\_LDO1\_UV\_STS\_MASK** (0x0001) /\* LDO1\_UV\_STS \*/
- #define **WM8325\_LDO1\_UV\_STS\_SHIFT** ( 0) /\* LDO1\_UV\_STS \*/
- #define **WM8325\_LDO1\_UV\_STS\_WIDTH** ( 1) /\* LDO1\_UV\_STS \*/
- #define **WM8325\_DC1\_RATE\_MASK** (0xC000) /\* DC1\_RATE - [15:14] \*/
- #define **WM8325\_DC1\_RATE\_SHIFT** ( 14) /\* DC1\_RATE - [15:14] \*/
- #define **WM8325\_DC1\_RATE\_WIDTH** ( 2) /\* DC1\_RATE - [15:14] \*/
- #define **WM8325\_DC1\_PHASE** (0x1000) /\* DC1\_PHASE \*/
- #define **WM8325\_DC1\_PHASE\_MASK** (0x1000) /\* DC1\_PHASE \*/
- #define **WM8325\_DC1\_PHASE\_SHIFT** ( 12) /\* DC1\_PHASE \*/
- #define **WM8325\_DC1\_PHASE\_WIDTH** ( 1) /\* DC1\_PHASE \*/
- #define **WM8325\_DC1\_FREQ\_MASK** (0x0300) /\* DC1\_FREQ - [9:8] \*/
- #define **WM8325\_DC1\_FREQ\_SHIFT** ( 8) /\* DC1\_FREQ - [9:8] \*/
- #define **WM8325\_DC1\_FREQ\_WIDTH** ( 2) /\* DC1\_FREQ - [9:8] \*/
- #define **WM8325\_DC1\_FLT** (0x0080) /\* DC1\_FLT \*/
- #define **WM8325\_DC1\_FLT\_MASK** (0x0080) /\* DC1\_FLT \*/
- #define **WM8325\_DC1\_FLT\_SHIFT** ( 7) /\* DC1\_FLT \*/
- #define **WM8325\_DC1\_FLT\_WIDTH** ( 1) /\* DC1\_FLT \*/
- #define **WM8325\_DC1\_SOFT\_START\_MASK** (0x0030) /\* DC1\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC1\_SOFT\_START\_SHIFT** ( 4) /\* DC1\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC1\_SOFT\_START\_WIDTH** ( 2) /\* DC1\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC1\_CAP\_MASK** (0x0003) /\* DC1\_CAP - [1:0] \*/
- #define **WM8325\_DC1\_CAP\_SHIFT** ( 0) /\* DC1\_CAP - [1:0] \*/
- #define **WM8325\_DC1\_CAP\_WIDTH** ( 2) /\* DC1\_CAP - [1:0] \*/
- #define **WM8325\_DC1\_ERR\_ACT\_MASK** (0xC000) /\* DC1\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC1\_ERR\_ACT\_SHIFT** ( 14) /\* DC1\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC1\_ERR\_ACT\_WIDTH** ( 2) /\* DC1\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC1\_HWC\_SRC\_MASK** (0x1800) /\* DC1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC1\_HWC\_SRC\_SHIFT** ( 11) /\* DC1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC1\_HWC\_SRC\_WIDTH** ( 2) /\* DC1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC1\_HWC\_VSEL** (0x0400) /\* DC1\_HWC\_VSEL \*/
- #define **WM8325\_DC1\_HWC\_VSEL\_MASK** (0x0400) /\* DC1\_HWC\_VSEL \*/

- #define **WM8325\_DC1\_HWC\_VSEL\_SHIFT** ( 10) /\* DC1\_HWC\_VSEL \*/
- #define **WM8325\_DC1\_HWC\_VSEL\_WIDTH** ( 1) /\* DC1\_HWC\_VSEL \*/
- #define **WM8325\_DC1\_HWC\_MODE\_MASK** (0x0300) /\* DC1\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_HWC\_MODE\_SHIFT** ( 8) /\* DC1\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_HWC\_MODE\_WIDTH** ( 2) /\* DC1\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_HC\_THR\_MASK** (0x0070) /\* DC1\_HC\_THR - [6:4] \*/
- #define **WM8325\_DC1\_HC\_THR\_SHIFT** ( 4) /\* DC1\_HC\_THR - [6:4] \*/
- #define **WM8325\_DC1\_HC\_THR\_WIDTH** ( 3) /\* DC1\_HC\_THR - [6:4] \*/
- #define **WM8325\_DC1\_HC\_IND\_ENA** (0x0001) /\* DC1\_HC\_IND\_ENA \*/
- #define **WM8325\_DC1\_HC\_IND\_ENA\_MASK** (0x0001) /\* DC1\_HC\_IND\_ENA \*/
- #define **WM8325\_DC1\_HC\_IND\_ENA\_SHIFT** ( 0) /\* DC1\_HC\_IND\_ENA \*/
- #define **WM8325\_DC1\_HC\_IND\_ENA\_WIDTH** ( 1) /\* DC1\_HC\_IND\_ENA \*/
- #define **WM8325\_DC1\_ON\_SLOT\_MASK** (0xE000) /\* DC1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC1\_ON\_SLOT\_SHIFT** ( 13) /\* DC1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC1\_ON\_SLOT\_WIDTH** ( 3) /\* DC1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC1\_ON\_MODE\_MASK** (0x0300) /\* DC1\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_ON\_MODE\_SHIFT** ( 8) /\* DC1\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_ON\_MODE\_WIDTH** ( 2) /\* DC1\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_ON\_VSEL\_0\_MASK** (0x007C) /\* DC1\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC1\_ON\_VSEL\_0\_SHIFT** ( 2) /\* DC1\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC1\_ON\_VSEL\_0\_WIDTH** ( 5) /\* DC1\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC1\_ON\_VSEL\_MASK** (0x0003) /\* DC1\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC1\_ON\_VSEL\_SHIFT** ( 0) /\* DC1\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC1\_ON\_VSEL\_WIDTH** ( 2) /\* DC1\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC1\_SLP\_SLOT\_MASK** (0xE000) /\* DC1\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC1\_SLP\_SLOT\_SHIFT** ( 13) /\* DC1\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC1\_SLP\_SLOT\_WIDTH** ( 3) /\* DC1\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC1\_SLP\_MODE\_MASK** (0x0300) /\* DC1\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_SLP\_MODE\_SHIFT** ( 8) /\* DC1\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_SLP\_MODE\_WIDTH** ( 2) /\* DC1\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC1\_SLP\_VSEL\_MASK** (0x007F) /\* DC1\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC1\_SLP\_VSEL\_SHIFT** ( 0) /\* DC1\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC1\_SLP\_VSEL\_WIDTH** ( 7) /\* DC1\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC1\_DVS\_SRC\_MASK** (0x1800) /\* DC1\_DVS\_SRC - [12:11] \*/
- #define **WM8325\_DC1\_DVS\_SRC\_SHIFT** ( 11) /\* DC1\_DVS\_SRC - [12:11] \*/
- #define **WM8325\_DC1\_DVS\_SRC\_WIDTH** ( 2) /\* DC1\_DVS\_SRC - [12:11] \*/
- #define **WM8325\_DC1\_DVS\_VSEL\_MASK** (0x007F) /\* DC1\_DVS\_VSEL - [6:0] \*/
- #define **WM8325\_DC1\_DVS\_VSEL\_SHIFT** ( 0) /\* DC1\_DVS\_VSEL - [6:0] \*/
- #define **WM8325\_DC1\_DVS\_VSEL\_WIDTH** ( 7) /\* DC1\_DVS\_VSEL - [6:0] \*/
- #define **WM8325\_DC2\_RATE\_MASK** (0xC000) /\* DC2\_RATE - [15:14] \*/
- #define **WM8325\_DC2\_RATE\_SHIFT** ( 14) /\* DC2\_RATE - [15:14] \*/
- #define **WM8325\_DC2\_RATE\_WIDTH** ( 2) /\* DC2\_RATE - [15:14] \*/
- #define **WM8325\_DC2\_PHASE** (0x1000) /\* DC2\_PHASE \*/
- #define **WM8325\_DC2\_PHASE\_MASK** (0x1000) /\* DC2\_PHASE \*/
- #define **WM8325\_DC2\_PHASE\_SHIFT** ( 12) /\* DC2\_PHASE \*/
- #define **WM8325\_DC2\_PHASE\_WIDTH** ( 1) /\* DC2\_PHASE \*/
- #define **WM8325\_DC2\_FREQ\_MASK** (0x0300) /\* DC2\_FREQ - [9:8] \*/



- #define **WM8325\_DC2\_FREQ\_SHIFT** ( 8) /\* DC2\_FREQ - [9:8] \*/
- #define **WM8325\_DC2\_FREQ\_WIDTH** ( 2) /\* DC2\_FREQ - [9:8] \*/
- #define **WM8325\_DC2\_FLT** (0x0080) /\* DC2\_FLT \*/
- #define **WM8325\_DC2\_FLT\_MASK** (0x0080) /\* DC2\_FLT \*/
- #define **WM8325\_DC2\_FLT\_SHIFT** ( 7) /\* DC2\_FLT \*/
- #define **WM8325\_DC2\_FLT\_WIDTH** ( 1) /\* DC2\_FLT \*/
- #define **WM8325\_DC2\_SOFT\_START\_MASK** (0x0030) /\* DC2\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC2\_SOFT\_START\_SHIFT** ( 4) /\* DC2\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC2\_SOFT\_START\_WIDTH** ( 2) /\* DC2\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC2\_CAP\_MASK** (0x0003) /\* DC2\_CAP - [1:0] \*/
- #define **WM8325\_DC2\_CAP\_SHIFT** ( 0) /\* DC2\_CAP - [1:0] \*/
- #define **WM8325\_DC2\_CAP\_WIDTH** ( 2) /\* DC2\_CAP - [1:0] \*/
- #define **WM8325\_DC2\_ERR\_ACT\_MASK** (0xC000) /\* DC2\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC2\_ERR\_ACT\_SHIFT** ( 14) /\* DC2\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC2\_ERR\_ACT\_WIDTH** ( 2) /\* DC2\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC2\_HWC\_SRC\_MASK** (0x1800) /\* DC2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC2\_HWC\_SRC\_SHIFT** ( 11) /\* DC2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC2\_HWC\_SRC\_WIDTH** ( 2) /\* DC2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC2\_HWC\_VSEL** (0x0400) /\* DC2\_HWC\_VSEL \*/
- #define **WM8325\_DC2\_HWC\_VSEL\_MASK** (0x0400) /\* DC2\_HWC\_VSEL \*/
- #define **WM8325\_DC2\_HWC\_VSEL\_SHIFT** ( 10) /\* DC2\_HWC\_VSEL \*/
- #define **WM8325\_DC2\_HWC\_VSEL\_WIDTH** ( 1) /\* DC2\_HWC\_VSEL \*/
- #define **WM8325\_DC2\_HWC\_MODE\_MASK** (0x0300) /\* DC2\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_HWC\_MODE\_SHIFT** ( 8) /\* DC2\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_HWC\_MODE\_WIDTH** ( 2) /\* DC2\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_HC\_THR\_MASK** (0x0070) /\* DC2\_HC\_THR - [6:4] \*/
- #define **WM8325\_DC2\_HC\_THR\_SHIFT** ( 4) /\* DC2\_HC\_THR - [6:4] \*/
- #define **WM8325\_DC2\_HC\_THR\_WIDTH** ( 3) /\* DC2\_HC\_THR - [6:4] \*/
- #define **WM8325\_DC2\_HC\_IND\_ENA** (0x0001) /\* DC2\_HC\_IND\_ENA \*/
- #define **WM8325\_DC2\_HC\_IND\_ENA\_MASK** (0x0001) /\* DC2\_HC\_IND\_ENA \*/
- #define **WM8325\_DC2\_HC\_IND\_ENA\_SHIFT** ( 0) /\* DC2\_HC\_IND\_ENA \*/
- #define **WM8325\_DC2\_HC\_IND\_ENA\_WIDTH** ( 1) /\* DC2\_HC\_IND\_ENA \*/
- #define **WM8325\_DC2\_ON\_SLOT\_MASK** (0xE000) /\* DC2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_ON\_SLOT\_SHIFT** ( 13) /\* DC2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_ON\_SLOT\_WIDTH** ( 3) /\* DC2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_ON\_MODE\_MASK** (0x0300) /\* DC2\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_ON\_MODE\_SHIFT** ( 8) /\* DC2\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_ON\_MODE\_WIDTH** ( 2) /\* DC2\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_ON\_VSEL\_0\_MASK** (0x007C) /\* DC2\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC2\_ON\_VSEL\_0\_SHIFT** ( 2) /\* DC2\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC2\_ON\_VSEL\_0\_WIDTH** ( 5) /\* DC2\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC2\_ON\_VSEL\_MASK** (0x0003) /\* DC2\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC2\_ON\_VSEL\_SHIFT** ( 0) /\* DC2\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC2\_ON\_VSEL\_WIDTH** ( 2) /\* DC2\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC2\_SLP\_SLOT\_MASK** (0xE000) /\* DC2\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_SLP\_SLOT\_SHIFT** ( 13) /\* DC2\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_SLP\_SLOT\_WIDTH** ( 3) /\* DC2\_SLP\_SLOT - [15:13] \*/

- #define **WM8325\_DC2\_SLP\_MODE\_MASK** (0x0300) /\* DC2\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_SLP\_MODE\_SHIFT** ( 8) /\* DC2\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_SLP\_MODE\_WIDTH** ( 2) /\* DC2\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC2\_SLP\_VSEL\_MASK** (0x007F) /\* DC2\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC2\_SLP\_VSEL\_SHIFT** ( 0) /\* DC2\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC2\_SLP\_VSEL\_WIDTH** ( 7) /\* DC2\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC2\_DVS\_SRC\_MASK** (0x1800) /\* DC2\_DVS\_SRC - [12:11] \*/
- #define **WM8325\_DC2\_DVS\_SRC\_SHIFT** ( 11) /\* DC2\_DVS\_SRC - [12:11] \*/
- #define **WM8325\_DC2\_DVS\_SRC\_WIDTH** ( 2) /\* DC2\_DVS\_SRC - [12:11] \*/
- #define **WM8325\_DC2\_DVS\_VSEL\_MASK** (0x007F) /\* DC2\_DVS\_VSEL - [6:0] \*/
- #define **WM8325\_DC2\_DVS\_VSEL\_SHIFT** ( 0) /\* DC2\_DVS\_VSEL - [6:0] \*/
- #define **WM8325\_DC2\_DVS\_VSEL\_WIDTH** ( 7) /\* DC2\_DVS\_VSEL - [6:0] \*/
- #define **WM8325\_DC3\_PHASE** (0x1000) /\* DC3\_PHASE \*/
- #define **WM8325\_DC3\_PHASE\_MASK** (0x1000) /\* DC3\_PHASE \*/
- #define **WM8325\_DC3\_PHASE\_SHIFT** ( 12) /\* DC3\_PHASE \*/
- #define **WM8325\_DC3\_PHASE\_WIDTH** ( 1) /\* DC3\_PHASE \*/
- #define **WM8325\_DC3\_FLT** (0x0080) /\* DC3\_FLT \*/
- #define **WM8325\_DC3\_FLT\_MASK** (0x0080) /\* DC3\_FLT \*/
- #define **WM8325\_DC3\_FLT\_SHIFT** ( 7) /\* DC3\_FLT \*/
- #define **WM8325\_DC3\_FLT\_WIDTH** ( 1) /\* DC3\_FLT \*/
- #define **WM8325\_DC3\_SOFT\_START\_MASK** (0x0030) /\* DC3\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC3\_SOFT\_START\_SHIFT** ( 4) /\* DC3\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC3\_SOFT\_START\_WIDTH** ( 2) /\* DC3\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC3\_STNBY\_LIM\_MASK** (0x000C) /\* DC3\_STNBY\_LIM - [3:2] \*/
- #define **WM8325\_DC3\_STNBY\_LIM\_SHIFT** ( 2) /\* DC3\_STNBY\_LIM - [3:2] \*/
- #define **WM8325\_DC3\_STNBY\_LIM\_WIDTH** ( 2) /\* DC3\_STNBY\_LIM - [3:2] \*/
- #define **WM8325\_DC3\_CAP\_MASK** (0x0003) /\* DC3\_CAP - [1:0] \*/
- #define **WM8325\_DC3\_CAP\_SHIFT** ( 0) /\* DC3\_CAP - [1:0] \*/
- #define **WM8325\_DC3\_CAP\_WIDTH** ( 2) /\* DC3\_CAP - [1:0] \*/
- #define **WM8325\_DC3\_ERR\_ACT\_MASK** (0xC000) /\* DC3\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC3\_ERR\_ACT\_SHIFT** ( 14) /\* DC3\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC3\_ERR\_ACT\_WIDTH** ( 2) /\* DC3\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC3\_HWC\_SRC\_MASK** (0x1800) /\* DC3\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC3\_HWC\_SRC\_SHIFT** ( 11) /\* DC3\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC3\_HWC\_SRC\_WIDTH** ( 2) /\* DC3\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC3\_HWC\_VSEL** (0x0400) /\* DC3\_HWC\_VSEL \*/
- #define **WM8325\_DC3\_HWC\_VSEL\_MASK** (0x0400) /\* DC3\_HWC\_VSEL \*/
- #define **WM8325\_DC3\_HWC\_VSEL\_SHIFT** ( 10) /\* DC3\_HWC\_VSEL \*/
- #define **WM8325\_DC3\_HWC\_VSEL\_WIDTH** ( 1) /\* DC3\_HWC\_VSEL \*/
- #define **WM8325\_DC3\_HWC\_MODE\_MASK** (0x0300) /\* DC3\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_HWC\_MODE\_SHIFT** ( 8) /\* DC3\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_HWC\_MODE\_WIDTH** ( 2) /\* DC3\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_OVP** (0x0080) /\* DC3\_OVP \*/
- #define **WM8325\_DC3\_OVP\_MASK** (0x0080) /\* DC3\_OVP \*/
- #define **WM8325\_DC3\_OVP\_SHIFT** ( 7) /\* DC3\_OVP \*/
- #define **WM8325\_DC3\_OVP\_WIDTH** ( 1) /\* DC3\_OVP \*/
- #define **WM8325\_DC3\_ON\_SLOT\_MASK** (0xE000) /\* DC3\_ON\_SLOT - [15:13] \*/

- #define **WM8325\_DC3\_ON\_SLOT\_SHIFT** ( 13) /\* DC3\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC3\_ON\_SLOT\_WIDTH** ( 3) /\* DC3\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC3\_ON\_MODE\_MASK** (0x0300) /\* DC3\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_ON\_MODE\_SHIFT** ( 8) /\* DC3\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_ON\_MODE\_WIDTH** ( 2) /\* DC3\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_ON\_VSEL\_0\_MASK** (0x007C) /\* DC3\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC3\_ON\_VSEL\_0\_SHIFT** ( 2) /\* DC3\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC3\_ON\_VSEL\_0\_WIDTH** ( 5) /\* DC3\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC3\_ON\_VSEL\_MASK** (0x0003) /\* DC3\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC3\_ON\_VSEL\_SHIFT** ( 0) /\* DC3\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC3\_ON\_VSEL\_WIDTH** ( 2) /\* DC3\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC3\_SLP\_SLOT\_MASK** (0xE000) /\* DC3\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC3\_SLP\_SLOT\_SHIFT** ( 13) /\* DC3\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC3\_SLP\_SLOT\_WIDTH** ( 3) /\* DC3\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC3\_SLP\_MODE\_MASK** (0x0300) /\* DC3\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_SLP\_MODE\_SHIFT** ( 8) /\* DC3\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_SLP\_MODE\_WIDTH** ( 2) /\* DC3\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC3\_SLP\_VSEL\_MASK** (0x007F) /\* DC3\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC3\_SLP\_VSEL\_SHIFT** ( 0) /\* DC3\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC3\_SLP\_VSEL\_WIDTH** ( 7) /\* DC3\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC4\_SLV** (0x2000) /\* DC4\_SLV \*/
- #define **WM8325\_DC4\_SLV\_MASK** (0x2000) /\* DC4\_SLV \*/
- #define **WM8325\_DC4\_SLV\_SHIFT** ( 13) /\* DC4\_SLV \*/
- #define **WM8325\_DC4\_SLV\_WIDTH** ( 1) /\* DC4\_SLV \*/
- #define **WM8325\_DC4\_PHASE** (0x1000) /\* DC4\_PHASE \*/
- #define **WM8325\_DC4\_PHASE\_MASK** (0x1000) /\* DC4\_PHASE \*/
- #define **WM8325\_DC4\_PHASE\_SHIFT** ( 12) /\* DC4\_PHASE \*/
- #define **WM8325\_DC4\_PHASE\_WIDTH** ( 1) /\* DC4\_PHASE \*/
- #define **WM8325\_DC4\_FLT** (0x0080) /\* DC4\_FLT \*/
- #define **WM8325\_DC4\_FLT\_MASK** (0x0080) /\* DC4\_FLT \*/
- #define **WM8325\_DC4\_FLT\_SHIFT** ( 7) /\* DC4\_FLT \*/
- #define **WM8325\_DC4\_FLT\_WIDTH** ( 1) /\* DC4\_FLT \*/
- #define **WM8325\_DC4\_SOFT\_START\_MASK** (0x0030) /\* DC4\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC4\_SOFT\_START\_SHIFT** ( 4) /\* DC4\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC4\_SOFT\_START\_WIDTH** ( 2) /\* DC4\_SOFT\_START - [5:4] \*/
- #define **WM8325\_DC4\_STNBY\_LIM\_MASK** (0x000C) /\* DC4\_STNBY\_LIM - [3:2] \*/
- #define **WM8325\_DC4\_STNBY\_LIM\_SHIFT** ( 2) /\* DC4\_STNBY\_LIM - [3:2] \*/
- #define **WM8325\_DC4\_STNBY\_LIM\_WIDTH** ( 2) /\* DC4\_STNBY\_LIM - [3:2] \*/
- #define **WM8325\_DC4\_CAP\_MASK** (0x0003) /\* DC4\_CAP - [1:0] \*/
- #define **WM8325\_DC4\_CAP\_SHIFT** ( 0) /\* DC4\_CAP - [1:0] \*/
- #define **WM8325\_DC4\_CAP\_WIDTH** ( 2) /\* DC4\_CAP - [1:0] \*/
- #define **WM8325\_DC4\_ERR\_ACT\_MASK** (0xC000) /\* DC4\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC4\_ERR\_ACT\_SHIFT** ( 14) /\* DC4\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC4\_ERR\_ACT\_WIDTH** ( 2) /\* DC4\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_DC4\_HWC\_SRC\_MASK** (0x1800) /\* DC4\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC4\_HWC\_SRC\_SHIFT** ( 11) /\* DC4\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_DC4\_HWC\_SRC\_WIDTH** ( 2) /\* DC4\_HWC\_SRC - [12:11] \*/

- #define **WM8325\_DC4\_HWC\_VSEL** (0x0400) /\* DC4\_HWC\_VSEL \*/
- #define **WM8325\_DC4\_HWC\_VSEL\_MASK** (0x0400) /\* DC4\_HWC\_VSEL \*/
- #define **WM8325\_DC4\_HWC\_VSEL\_SHIFT** ( 10) /\* DC4\_HWC\_VSEL \*/
- #define **WM8325\_DC4\_HWC\_VSEL\_WIDTH** ( 1) /\* DC4\_HWC\_VSEL \*/
- #define **WM8325\_DC4\_HWC\_MODE\_MASK** (0x0300) /\* DC4\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_HWC\_MODE\_SHIFT** ( 8) /\* DC4\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_HWC\_MODE\_WIDTH** ( 2) /\* DC4\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_OVP** (0x0080) /\* DC4\_OVP \*/
- #define **WM8325\_DC4\_OVP\_MASK** (0x0080) /\* DC4\_OVP \*/
- #define **WM8325\_DC4\_OVP\_SHIFT** ( 7) /\* DC4\_OVP \*/
- #define **WM8325\_DC4\_OVP\_WIDTH** ( 1) /\* DC4\_OVP \*/
- #define **WM8325\_DC4\_ON\_SLOT\_MASK** (0xE000) /\* DC4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_ON\_SLOT\_SHIFT** ( 13) /\* DC4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_ON\_SLOT\_WIDTH** ( 3) /\* DC4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_ON\_MODE\_MASK** (0x0300) /\* DC4\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_ON\_MODE\_SHIFT** ( 8) /\* DC4\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_ON\_MODE\_WIDTH** ( 2) /\* DC4\_ON\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_ON\_VSEL\_0\_MASK** (0x007C) /\* DC4\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC4\_ON\_VSEL\_0\_SHIFT** ( 2) /\* DC4\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC4\_ON\_VSEL\_0\_WIDTH** ( 5) /\* DC4\_ON\_VSEL - [6:2] \*/
- #define **WM8325\_DC4\_ON\_VSEL\_MASK** (0x0003) /\* DC4\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC4\_ON\_VSEL\_SHIFT** ( 0) /\* DC4\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC4\_ON\_VSEL\_WIDTH** ( 2) /\* DC4\_ON\_VSEL - [1:0] \*/
- #define **WM8325\_DC4\_SLP\_SLOT\_MASK** (0xE000) /\* DC4\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_SLP\_SLOT\_SHIFT** ( 13) /\* DC4\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_SLP\_SLOT\_WIDTH** ( 3) /\* DC4\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_SLP\_MODE\_MASK** (0x0300) /\* DC4\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_SLP\_MODE\_SHIFT** ( 8) /\* DC4\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_SLP\_MODE\_WIDTH** ( 2) /\* DC4\_SLP\_MODE - [9:8] \*/
- #define **WM8325\_DC4\_SLP\_VSEL\_MASK** (0x007F) /\* DC4\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC4\_SLP\_VSEL\_SHIFT** ( 0) /\* DC4\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_DC4\_SLP\_VSEL\_WIDTH** ( 7) /\* DC4\_SLP\_VSEL - [6:0] \*/
- #define **WM8325\_LDO1\_ERR\_ACT\_MASK** (0xC000) /\* LDO1\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO1\_ERR\_ACT\_SHIFT** ( 14) /\* LDO1\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO1\_ERR\_ACT\_WIDTH** ( 2) /\* LDO1\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO1\_HWC\_SRC\_MASK** (0x1800) /\* LDO1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO1\_HWC\_SRC\_SHIFT** ( 11) /\* LDO1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO1\_HWC\_SRC\_WIDTH** ( 2) /\* LDO1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO1\_HWC\_VSEL** (0x0400) /\* LDO1\_HWC\_VSEL \*/
- #define **WM8325\_LDO1\_HWC\_VSEL\_MASK** (0x0400) /\* LDO1\_HWC\_VSEL \*/
- #define **WM8325\_LDO1\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO1\_HWC\_VSEL \*/
- #define **WM8325\_LDO1\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO1\_HWC\_VSEL \*/
- #define **WM8325\_LDO1\_HWC\_MODE\_MASK** (0x0300) /\* LDO1\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO1\_HWC\_MODE\_SHIFT** ( 8) /\* LDO1\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO1\_HWC\_MODE\_WIDTH** ( 2) /\* LDO1\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO1\_FLT** (0x0080) /\* LDO1\_FLT \*/
- #define **WM8325\_LDO1\_FLT\_MASK** (0x0080) /\* LDO1\_FLT \*/



- #define **WM8325\_LDO1\_FLT\_SHIFT** ( 7) /\* LDO1\_FLT \*/
- #define **WM8325\_LDO1\_FLT\_WIDTH** ( 1) /\* LDO1\_FLT \*/
- #define **WM8325\_LDO1\_SWI** (0x0040) /\* LDO1\_SWI \*/
- #define **WM8325\_LDO1\_SWI\_MASK** (0x0040) /\* LDO1\_SWI \*/
- #define **WM8325\_LDO1\_SWI\_SHIFT** ( 6) /\* LDO1\_SWI \*/
- #define **WM8325\_LDO1\_SWI\_WIDTH** ( 1) /\* LDO1\_SWI \*/
- #define **WM8325\_LDO1\_LP\_MODE** (0x0001) /\* LDO1\_LP\_MODE \*/
- #define **WM8325\_LDO1\_LP\_MODE\_MASK** (0x0001) /\* LDO1\_LP\_MODE \*/
- #define **WM8325\_LDO1\_LP\_MODE\_SHIFT** ( 0) /\* LDO1\_LP\_MODE \*/
- #define **WM8325\_LDO1\_LP\_MODE\_WIDTH** ( 1) /\* LDO1\_LP\_MODE \*/
- #define **WM8325\_LDO1\_ON\_SLOT\_MASK** (0xE000) /\* LDO1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO1\_ON\_SLOT\_SHIFT** ( 13) /\* LDO1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO1\_ON\_SLOT\_WIDTH** ( 3) /\* LDO1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO1\_ON\_MODE** (0x0100) /\* LDO1\_ON\_MODE \*/
- #define **WM8325\_LDO1\_ON\_MODE\_MASK** (0x0100) /\* LDO1\_ON\_MODE \*/
- #define **WM8325\_LDO1\_ON\_MODE\_SHIFT** ( 8) /\* LDO1\_ON\_MODE \*/
- #define **WM8325\_LDO1\_ON\_MODE\_WIDTH** ( 1) /\* LDO1\_ON\_MODE \*/
- #define **WM8325\_LDO1\_ON\_VSEL\_MASK** (0x001F) /\* LDO1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO1\_ON\_VSEL\_SHIFT** ( 0) /\* LDO1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO1\_ON\_VSEL\_WIDTH** ( 5) /\* LDO1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO1\_SLP\_SLOT\_MASK** (0xE000) /\* LDO1\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO1\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO1\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO1\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO1\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO1\_SLP\_MODE** (0x0100) /\* LDO1\_SLP\_MODE \*/
- #define **WM8325\_LDO1\_SLP\_MODE\_MASK** (0x0100) /\* LDO1\_SLP\_MODE \*/
- #define **WM8325\_LDO1\_SLP\_MODE\_SHIFT** ( 8) /\* LDO1\_SLP\_MODE \*/
- #define **WM8325\_LDO1\_SLP\_MODE\_WIDTH** ( 1) /\* LDO1\_SLP\_MODE \*/
- #define **WM8325\_LDO1\_SLP\_VSEL\_MASK** (0x001F) /\* LDO1\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO1\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO1\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO1\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO1\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO2\_ERR\_ACT\_MASK** (0xC000) /\* LDO2\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO2\_ERR\_ACT\_SHIFT** ( 14) /\* LDO2\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO2\_ERR\_ACT\_WIDTH** ( 2) /\* LDO2\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO2\_HWC\_SRC\_MASK** (0x1800) /\* LDO2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO2\_HWC\_SRC\_SHIFT** ( 11) /\* LDO2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO2\_HWC\_SRC\_WIDTH** ( 2) /\* LDO2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO2\_HWC\_VSEL** (0x0400) /\* LDO2\_HWC\_VSEL \*/
- #define **WM8325\_LDO2\_HWC\_VSEL\_MASK** (0x0400) /\* LDO2\_HWC\_VSEL \*/
- #define **WM8325\_LDO2\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO2\_HWC\_VSEL \*/
- #define **WM8325\_LDO2\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO2\_HWC\_VSEL \*/
- #define **WM8325\_LDO2\_HWC\_MODE\_MASK** (0x0300) /\* LDO2\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO2\_HWC\_MODE\_SHIFT** ( 8) /\* LDO2\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO2\_HWC\_MODE\_WIDTH** ( 2) /\* LDO2\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO2\_FLT** (0x0080) /\* LDO2\_FLT \*/
- #define **WM8325\_LDO2\_FLT\_MASK** (0x0080) /\* LDO2\_FLT \*/
- #define **WM8325\_LDO2\_FLT\_SHIFT** ( 7) /\* LDO2\_FLT \*/
- #define **WM8325\_LDO2\_FLT\_WIDTH** ( 1) /\* LDO2\_FLT \*/

- #define **WM8325\_LDO2\_SWI** (0x0040) /\* LDO2\_SWI \*/
- #define **WM8325\_LDO2\_SWI\_MASK** (0x0040) /\* LDO2\_SWI \*/
- #define **WM8325\_LDO2\_SWI\_SHIFT** ( 6) /\* LDO2\_SWI \*/
- #define **WM8325\_LDO2\_SWI\_WIDTH** ( 1) /\* LDO2\_SWI \*/
- #define **WM8325\_LDO2\_LP\_MODE** (0x0001) /\* LDO2\_LP\_MODE \*/
- #define **WM8325\_LDO2\_LP\_MODE\_MASK** (0x0001) /\* LDO2\_LP\_MODE \*/
- #define **WM8325\_LDO2\_LP\_MODE\_SHIFT** ( 0) /\* LDO2\_LP\_MODE \*/
- #define **WM8325\_LDO2\_LP\_MODE\_WIDTH** ( 1) /\* LDO2\_LP\_MODE \*/
- #define **WM8325\_LDO2\_ON\_SLOT\_MASK** (0xE000) /\* LDO2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_ON\_SLOT\_SHIFT** ( 13) /\* LDO2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_ON\_SLOT\_WIDTH** ( 3) /\* LDO2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_ON\_MODE** (0x0100) /\* LDO2\_ON\_MODE \*/
- #define **WM8325\_LDO2\_ON\_MODE\_MASK** (0x0100) /\* LDO2\_ON\_MODE \*/
- #define **WM8325\_LDO2\_ON\_MODE\_SHIFT** ( 8) /\* LDO2\_ON\_MODE \*/
- #define **WM8325\_LDO2\_ON\_MODE\_WIDTH** ( 1) /\* LDO2\_ON\_MODE \*/
- #define **WM8325\_LDO2\_ON\_VSEL\_MASK** (0x001F) /\* LDO2\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO2\_ON\_VSEL\_SHIFT** ( 0) /\* LDO2\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO2\_ON\_VSEL\_WIDTH** ( 5) /\* LDO2\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO2\_SLP\_SLOT\_MASK** (0xE000) /\* LDO2\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO2\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO2\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_SLP\_MODE** (0x0100) /\* LDO2\_SLP\_MODE \*/
- #define **WM8325\_LDO2\_SLP\_MODE\_MASK** (0x0100) /\* LDO2\_SLP\_MODE \*/
- #define **WM8325\_LDO2\_SLP\_MODE\_SHIFT** ( 8) /\* LDO2\_SLP\_MODE \*/
- #define **WM8325\_LDO2\_SLP\_MODE\_WIDTH** ( 1) /\* LDO2\_SLP\_MODE \*/
- #define **WM8325\_LDO2\_SLP\_VSEL\_MASK** (0x001F) /\* LDO2\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO2\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO2\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO2\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO2\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO3\_ERR\_ACT\_MASK** (0xC000) /\* LDO3\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO3\_ERR\_ACT\_SHIFT** ( 14) /\* LDO3\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO3\_ERR\_ACT\_WIDTH** ( 2) /\* LDO3\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO3\_HWC\_SRC\_MASK** (0x1800) /\* LDO3\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO3\_HWC\_SRC\_SHIFT** ( 11) /\* LDO3\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO3\_HWC\_SRC\_WIDTH** ( 2) /\* LDO3\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO3\_HWC\_VSEL** (0x0400) /\* LDO3\_HWC\_VSEL \*/
- #define **WM8325\_LDO3\_HWC\_VSEL\_MASK** (0x0400) /\* LDO3\_HWC\_VSEL \*/
- #define **WM8325\_LDO3\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO3\_HWC\_VSEL \*/
- #define **WM8325\_LDO3\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO3\_HWC\_VSEL \*/
- #define **WM8325\_LDO3\_HWC\_MODE\_MASK** (0x0300) /\* LDO3\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO3\_HWC\_MODE\_SHIFT** ( 8) /\* LDO3\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO3\_HWC\_MODE\_WIDTH** ( 2) /\* LDO3\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO3\_FLT** (0x0080) /\* LDO3\_FLT \*/
- #define **WM8325\_LDO3\_FLT\_MASK** (0x0080) /\* LDO3\_FLT \*/
- #define **WM8325\_LDO3\_FLT\_SHIFT** ( 7) /\* LDO3\_FLT \*/
- #define **WM8325\_LDO3\_FLT\_WIDTH** ( 1) /\* LDO3\_FLT \*/
- #define **WM8325\_LDO3\_SWI** (0x0040) /\* LDO3\_SWI \*/
- #define **WM8325\_LDO3\_SWI\_MASK** (0x0040) /\* LDO3\_SWI \*/



```

• #define WM8325_LDO3_SWI_SHIFT ( 6) /* LDO3_SWI */
• #define WM8325_LDO3_SWI_WIDTH ( 1) /* LDO3_SWI */
• #define WM8325_LDO3_LP_MODE (0x0001) /* LDO3_LP_MODE */
• #define WM8325_LDO3_LP_MODE_MASK (0x0001) /* LDO3_LP_MODE */
• #define WM8325_LDO3_LP_MODE_SHIFT ( 0) /* LDO3_LP_MODE */
• #define WM8325_LDO3_LP_MODE_WIDTH ( 1) /* LDO3_LP_MODE */
• #define WM8325_LDO3_ON_SLOT_MASK (0xE000) /* LDO3_ON_SLOT - [15:13] */
• #define WM8325_LDO3_ON_SLOT_SHIFT ( 13) /* LDO3_ON_SLOT - [15:13] */
• #define WM8325_LDO3_ON_SLOT_WIDTH ( 3) /* LDO3_ON_SLOT - [15:13] */
• #define WM8325_LDO3_ON_MODE (0x0100) /* LDO3_ON_MODE */
• #define WM8325_LDO3_ON_MODE_MASK (0x0100) /* LDO3_ON_MODE */
• #define WM8325_LDO3_ON_MODE_SHIFT ( 8) /* LDO3_ON_MODE */
• #define WM8325_LDO3_ON_MODE_WIDTH ( 1) /* LDO3_ON_MODE */
• #define WM8325_LDO3_ON_VSEL_MASK (0x001F) /* LDO3_ON_VSEL - [4:0] */
• #define WM8325_LDO3_ON_VSEL_SHIFT ( 0) /* LDO3_ON_VSEL - [4:0] */
• #define WM8325_LDO3_ON_VSEL_WIDTH ( 5) /* LDO3_ON_VSEL - [4:0] */
• #define WM8325_LDO3_SLP_SLOT_MASK (0xE000) /* LDO3_SLP_SLOT - [15:13] */
• #define WM8325_LDO3_SLP_SLOT_SHIFT ( 13) /* LDO3_SLP_SLOT - [15:13] */
• #define WM8325_LDO3_SLP_SLOT_WIDTH ( 3) /* LDO3_SLP_SLOT - [15:13] */
• #define WM8325_LDO3_SLP_MODE (0x0100) /* LDO3_SLP_MODE */
• #define WM8325_LDO3_SLP_MODE_MASK (0x0100) /* LDO3_SLP_MODE */
• #define WM8325_LDO3_SLP_MODE_SHIFT ( 8) /* LDO3_SLP_MODE */
• #define WM8325_LDO3_SLP_MODE_WIDTH ( 1) /* LDO3_SLP_MODE */
• #define WM8325_LDO3_SLP_VSEL_MASK (0x001F) /* LDO3_SLP_VSEL - [4:0] */
• #define WM8325_LDO3_SLP_VSEL_SHIFT ( 0) /* LDO3_SLP_VSEL - [4:0] */
• #define WM8325_LDO3_SLP_VSEL_WIDTH ( 5) /* LDO3_SLP_VSEL - [4:0] */
• #define WM8325_LDO4_ERR_ACT_MASK (0xC000) /* LDO4_ERR_ACT - [15:14] */
• #define WM8325_LDO4_ERR_ACT_SHIFT ( 14) /* LDO4_ERR_ACT - [15:14] */
• #define WM8325_LDO4_ERR_ACT_WIDTH ( 2) /* LDO4_ERR_ACT - [15:14] */
• #define WM8325_LDO4_HWC_SRC_MASK (0x1800) /* LDO4_HWC_SRC - [12:11] */
• #define WM8325_LDO4_HWC_SRC_SHIFT ( 11) /* LDO4_HWC_SRC - [12:11] */
• #define WM8325_LDO4_HWC_SRC_WIDTH ( 2) /* LDO4_HWC_SRC - [12:11] */
• #define WM8325_LDO4_HWC_VSEL (0x0400) /* LDO4_HWC_VSEL */
• #define WM8325_LDO4_HWC_VSEL_MASK (0x0400) /* LDO4_HWC_VSEL */
• #define WM8325_LDO4_HWC_VSEL_SHIFT ( 10) /* LDO4_HWC_VSEL */
• #define WM8325_LDO4_HWC_VSEL_WIDTH ( 1) /* LDO4_HWC_VSEL */
• #define WM8325_LDO4_HWC_MODE_MASK (0x0300) /* LDO4_HWC_MODE - [9:8] */
• #define WM8325_LDO4_HWC_MODE_SHIFT ( 8) /* LDO4_HWC_MODE - [9:8] */
• #define WM8325_LDO4_HWC_MODE_WIDTH ( 2) /* LDO4_HWC_MODE - [9:8] */
• #define WM8325_LDO4_FLT (0x0080) /* LDO4_FLT */
• #define WM8325_LDO4_FLT_MASK (0x0080) /* LDO4_FLT */
• #define WM8325_LDO4_FLT_SHIFT ( 7) /* LDO4_FLT */
• #define WM8325_LDO4_FLT_WIDTH ( 1) /* LDO4_FLT */
• #define WM8325_LDO4_SWI (0x0040) /* LDO4_SWI */
• #define WM8325_LDO4_SWI_MASK (0x0040) /* LDO4_SWI */
• #define WM8325_LDO4_SWI_SHIFT ( 6) /* LDO4_SWI */
• #define WM8325_LDO4_SWI_WIDTH ( 1) /* LDO4_SWI */

```

- #define **WM8325\_LDO4\_LP\_MODE** (0x0001) /\* LDO4\_LP\_MODE \*/
- #define **WM8325\_LDO4\_LP\_MODE\_MASK** (0x0001) /\* LDO4\_LP\_MODE \*/
- #define **WM8325\_LDO4\_LP\_MODE\_SHIFT** ( 0) /\* LDO4\_LP\_MODE \*/
- #define **WM8325\_LDO4\_LP\_MODE\_WIDTH** ( 1) /\* LDO4\_LP\_MODE \*/
- #define **WM8325\_LDO4\_ON\_SLOT\_MASK** (0xE000) /\* LDO4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_ON\_SLOT\_SHIFT** ( 13) /\* LDO4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_ON\_SLOT\_WIDTH** ( 3) /\* LDO4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_ON\_MODE** (0x0100) /\* LDO4\_ON\_MODE \*/
- #define **WM8325\_LDO4\_ON\_MODE\_MASK** (0x0100) /\* LDO4\_ON\_MODE \*/
- #define **WM8325\_LDO4\_ON\_MODE\_SHIFT** ( 8) /\* LDO4\_ON\_MODE \*/
- #define **WM8325\_LDO4\_ON\_MODE\_WIDTH** ( 1) /\* LDO4\_ON\_MODE \*/
- #define **WM8325\_LDO4\_ON\_VSEL\_MASK** (0x001F) /\* LDO4\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO4\_ON\_VSEL\_SHIFT** ( 0) /\* LDO4\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO4\_ON\_VSEL\_WIDTH** ( 5) /\* LDO4\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO4\_SLP\_SLOT\_MASK** (0xE000) /\* LDO4\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO4\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO4\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_SLP\_MODE** (0x0100) /\* LDO4\_SLP\_MODE \*/
- #define **WM8325\_LDO4\_SLP\_MODE\_MASK** (0x0100) /\* LDO4\_SLP\_MODE \*/
- #define **WM8325\_LDO4\_SLP\_MODE\_SHIFT** ( 8) /\* LDO4\_SLP\_MODE \*/
- #define **WM8325\_LDO4\_SLP\_MODE\_WIDTH** ( 1) /\* LDO4\_SLP\_MODE \*/
- #define **WM8325\_LDO4\_SLP\_VSEL\_MASK** (0x001F) /\* LDO4\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO4\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO4\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO4\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO4\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO5\_ERR\_ACT\_MASK** (0xC000) /\* LDO5\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO5\_ERR\_ACT\_SHIFT** ( 14) /\* LDO5\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO5\_ERR\_ACT\_WIDTH** ( 2) /\* LDO5\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO5\_HWC\_SRC\_MASK** (0x1800) /\* LDO5\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO5\_HWC\_SRC\_SHIFT** ( 11) /\* LDO5\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO5\_HWC\_SRC\_WIDTH** ( 2) /\* LDO5\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO5\_HWC\_VSEL** (0x0400) /\* LDO5\_HWC\_VSEL \*/
- #define **WM8325\_LDO5\_HWC\_VSEL\_MASK** (0x0400) /\* LDO5\_HWC\_VSEL \*/
- #define **WM8325\_LDO5\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO5\_HWC\_VSEL \*/
- #define **WM8325\_LDO5\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO5\_HWC\_VSEL \*/
- #define **WM8325\_LDO5\_HWC\_MODE\_MASK** (0x0300) /\* LDO5\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO5\_HWC\_MODE\_SHIFT** ( 8) /\* LDO5\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO5\_HWC\_MODE\_WIDTH** ( 2) /\* LDO5\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO5\_FLT** (0x0080) /\* LDO5\_FLT \*/
- #define **WM8325\_LDO5\_FLT\_MASK** (0x0080) /\* LDO5\_FLT \*/
- #define **WM8325\_LDO5\_FLT\_SHIFT** ( 7) /\* LDO5\_FLT \*/
- #define **WM8325\_LDO5\_FLT\_WIDTH** ( 1) /\* LDO5\_FLT \*/
- #define **WM8325\_LDO5\_SWI** (0x0040) /\* LDO5\_SWI \*/
- #define **WM8325\_LDO5\_SWI\_MASK** (0x0040) /\* LDO5\_SWI \*/
- #define **WM8325\_LDO5\_SWI\_SHIFT** ( 6) /\* LDO5\_SWI \*/
- #define **WM8325\_LDO5\_SWI\_WIDTH** ( 1) /\* LDO5\_SWI \*/
- #define **WM8325\_LDO5\_LP\_MODE** (0x0001) /\* LDO5\_LP\_MODE \*/
- #define **WM8325\_LDO5\_LP\_MODE\_MASK** (0x0001) /\* LDO5\_LP\_MODE \*/

- #define **WM8325\_LDO5\_LP\_MODE\_SHIFT** ( 0) /\* LDO5\_LP\_MODE \*/
- #define **WM8325\_LDO5\_LP\_MODE\_WIDTH** ( 1) /\* LDO5\_LP\_MODE \*/
- #define **WM8325\_LDO5\_ON\_SLOT\_MASK** (0xE000) /\* LDO5\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO5\_ON\_SLOT\_SHIFT** ( 13) /\* LDO5\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO5\_ON\_SLOT\_WIDTH** ( 3) /\* LDO5\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO5\_ON\_MODE** (0x0100) /\* LDO5\_ON\_MODE \*/
- #define **WM8325\_LDO5\_ON\_MODE\_MASK** (0x0100) /\* LDO5\_ON\_MODE \*/
- #define **WM8325\_LDO5\_ON\_MODE\_SHIFT** ( 8) /\* LDO5\_ON\_MODE \*/
- #define **WM8325\_LDO5\_ON\_MODE\_WIDTH** ( 1) /\* LDO5\_ON\_MODE \*/
- #define **WM8325\_LDO5\_ON\_VSEL\_MASK** (0x001F) /\* LDO5\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO5\_ON\_VSEL\_SHIFT** ( 0) /\* LDO5\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO5\_ON\_VSEL\_WIDTH** ( 5) /\* LDO5\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO5\_SLP\_SLOT\_MASK** (0xE000) /\* LDO5\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO5\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO5\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO5\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO5\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO5\_SLP\_MODE** (0x0100) /\* LDO5\_SLP\_MODE \*/
- #define **WM8325\_LDO5\_SLP\_MODE\_MASK** (0x0100) /\* LDO5\_SLP\_MODE \*/
- #define **WM8325\_LDO5\_SLP\_MODE\_SHIFT** ( 8) /\* LDO5\_SLP\_MODE \*/
- #define **WM8325\_LDO5\_SLP\_MODE\_WIDTH** ( 1) /\* LDO5\_SLP\_MODE \*/
- #define **WM8325\_LDO5\_SLP\_VSEL\_MASK** (0x001F) /\* LDO5\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO5\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO5\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO5\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO5\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO6\_ERR\_ACT\_MASK** (0xC000) /\* LDO6\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO6\_ERR\_ACT\_SHIFT** ( 14) /\* LDO6\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO6\_ERR\_ACT\_WIDTH** ( 2) /\* LDO6\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO6\_HWC\_SRC\_MASK** (0x1800) /\* LDO6\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO6\_HWC\_SRC\_SHIFT** ( 11) /\* LDO6\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO6\_HWC\_SRC\_WIDTH** ( 2) /\* LDO6\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO6\_HWC\_VSEL** (0x0400) /\* LDO6\_HWC\_VSEL \*/
- #define **WM8325\_LDO6\_HWC\_VSEL\_MASK** (0x0400) /\* LDO6\_HWC\_VSEL \*/
- #define **WM8325\_LDO6\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO6\_HWC\_VSEL \*/
- #define **WM8325\_LDO6\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO6\_HWC\_VSEL \*/
- #define **WM8325\_LDO6\_HWC\_MODE\_MASK** (0x0300) /\* LDO6\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO6\_HWC\_MODE\_SHIFT** ( 8) /\* LDO6\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO6\_HWC\_MODE\_WIDTH** ( 2) /\* LDO6\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO6\_FLT** (0x0080) /\* LDO6\_FLT \*/
- #define **WM8325\_LDO6\_FLT\_MASK** (0x0080) /\* LDO6\_FLT \*/
- #define **WM8325\_LDO6\_FLT\_SHIFT** ( 7) /\* LDO6\_FLT \*/
- #define **WM8325\_LDO6\_FLT\_WIDTH** ( 1) /\* LDO6\_FLT \*/
- #define **WM8325\_LDO6\_SWI** (0x0040) /\* LDO6\_SWI \*/
- #define **WM8325\_LDO6\_SWI\_MASK** (0x0040) /\* LDO6\_SWI \*/
- #define **WM8325\_LDO6\_SWI\_SHIFT** ( 6) /\* LDO6\_SWI \*/
- #define **WM8325\_LDO6\_SWI\_WIDTH** ( 1) /\* LDO6\_SWI \*/
- #define **WM8325\_LDO6\_LP\_MODE** (0x0001) /\* LDO6\_LP\_MODE \*/
- #define **WM8325\_LDO6\_LP\_MODE\_MASK** (0x0001) /\* LDO6\_LP\_MODE \*/
- #define **WM8325\_LDO6\_LP\_MODE\_SHIFT** ( 0) /\* LDO6\_LP\_MODE \*/
- #define **WM8325\_LDO6\_LP\_MODE\_WIDTH** ( 1) /\* LDO6\_LP\_MODE \*/

- #define **WM8325\_LDO6\_ON\_SLOT\_MASK** (0xE000) /\* LDO6\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO6\_ON\_SLOT\_SHIFT** ( 13) /\* LDO6\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO6\_ON\_SLOT\_WIDTH** ( 3) /\* LDO6\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO6\_ON\_MODE** (0x0100) /\* LDO6\_ON\_MODE \*/
- #define **WM8325\_LDO6\_ON\_MODE\_MASK** (0x0100) /\* LDO6\_ON\_MODE \*/
- #define **WM8325\_LDO6\_ON\_MODE\_SHIFT** ( 8) /\* LDO6\_ON\_MODE \*/
- #define **WM8325\_LDO6\_ON\_MODE\_WIDTH** ( 1) /\* LDO6\_ON\_MODE \*/
- #define **WM8325\_LDO6\_ON\_VSEL\_MASK** (0x001F) /\* LDO6\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO6\_ON\_VSEL\_SHIFT** ( 0) /\* LDO6\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO6\_ON\_VSEL\_WIDTH** ( 5) /\* LDO6\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO6\_SLP\_SLOT\_MASK** (0xE000) /\* LDO6\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO6\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO6\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO6\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO6\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO6\_SLP\_MODE** (0x0100) /\* LDO6\_SLP\_MODE \*/
- #define **WM8325\_LDO6\_SLP\_MODE\_MASK** (0x0100) /\* LDO6\_SLP\_MODE \*/
- #define **WM8325\_LDO6\_SLP\_MODE\_SHIFT** ( 8) /\* LDO6\_SLP\_MODE \*/
- #define **WM8325\_LDO6\_SLP\_MODE\_WIDTH** ( 1) /\* LDO6\_SLP\_MODE \*/
- #define **WM8325\_LDO6\_SLP\_VSEL\_MASK** (0x001F) /\* LDO6\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO6\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO6\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO6\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO6\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO7\_ERR\_ACT\_MASK** (0xC000) /\* LDO7\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO7\_ERR\_ACT\_SHIFT** ( 14) /\* LDO7\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO7\_ERR\_ACT\_WIDTH** ( 2) /\* LDO7\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO7\_HWC\_SRC\_MASK** (0x1800) /\* LDO7\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO7\_HWC\_SRC\_SHIFT** ( 11) /\* LDO7\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO7\_HWC\_SRC\_WIDTH** ( 2) /\* LDO7\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO7\_HWC\_VSEL** (0x0400) /\* LDO7\_HWC\_VSEL \*/
- #define **WM8325\_LDO7\_HWC\_VSEL\_MASK** (0x0400) /\* LDO7\_HWC\_VSEL \*/
- #define **WM8325\_LDO7\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO7\_HWC\_VSEL \*/
- #define **WM8325\_LDO7\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO7\_HWC\_VSEL \*/
- #define **WM8325\_LDO7\_HWC\_MODE\_MASK** (0x0300) /\* LDO7\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO7\_HWC\_MODE\_SHIFT** ( 8) /\* LDO7\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO7\_HWC\_MODE\_WIDTH** ( 2) /\* LDO7\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO7\_FLT** (0x0080) /\* LDO7\_FLT \*/
- #define **WM8325\_LDO7\_FLT\_MASK** (0x0080) /\* LDO7\_FLT \*/
- #define **WM8325\_LDO7\_FLT\_SHIFT** ( 7) /\* LDO7\_FLT \*/
- #define **WM8325\_LDO7\_FLT\_WIDTH** ( 1) /\* LDO7\_FLT \*/
- #define **WM8325\_LDO7\_SWI** (0x0040) /\* LDO7\_SWI \*/
- #define **WM8325\_LDO7\_SWI\_MASK** (0x0040) /\* LDO7\_SWI \*/
- #define **WM8325\_LDO7\_SWI\_SHIFT** ( 6) /\* LDO7\_SWI \*/
- #define **WM8325\_LDO7\_SWI\_WIDTH** ( 1) /\* LDO7\_SWI \*/
- #define **WM8325\_LDO7\_ON\_SLOT\_MASK** (0xE000) /\* LDO7\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO7\_ON\_SLOT\_SHIFT** ( 13) /\* LDO7\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO7\_ON\_SLOT\_WIDTH** ( 3) /\* LDO7\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO7\_ON\_MODE** (0x0100) /\* LDO7\_ON\_MODE \*/
- #define **WM8325\_LDO7\_ON\_MODE\_MASK** (0x0100) /\* LDO7\_ON\_MODE \*/
- #define **WM8325\_LDO7\_ON\_MODE\_SHIFT** ( 8) /\* LDO7\_ON\_MODE \*/



- #define **WM8325\_LDO7\_ON\_MODE\_WIDTH** ( 1) /\* LDO7\_ON\_MODE \*/
- #define **WM8325\_LDO7\_ON\_VSEL\_MASK** (0x001F) /\* LDO7\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO7\_ON\_VSEL\_SHIFT** ( 0) /\* LDO7\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO7\_ON\_VSEL\_WIDTH** ( 5) /\* LDO7\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO7\_SLP\_SLOT\_MASK** (0xE000) /\* LDO7\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO7\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO7\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO7\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO7\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO7\_SLP\_MODE** (0x0100) /\* LDO7\_SLP\_MODE \*/
- #define **WM8325\_LDO7\_SLP\_MODE\_MASK** (0x0100) /\* LDO7\_SLP\_MODE \*/
- #define **WM8325\_LDO7\_SLP\_MODE\_SHIFT** ( 8) /\* LDO7\_SLP\_MODE \*/
- #define **WM8325\_LDO7\_SLP\_MODE\_WIDTH** ( 1) /\* LDO7\_SLP\_MODE \*/
- #define **WM8325\_LDO7\_SLP\_VSEL\_MASK** (0x001F) /\* LDO7\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO7\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO7\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO7\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO7\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO8\_ERR\_ACT\_MASK** (0xC000) /\* LDO8\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO8\_ERR\_ACT\_SHIFT** ( 14) /\* LDO8\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO8\_ERR\_ACT\_WIDTH** ( 2) /\* LDO8\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO8\_HWC\_SRC\_MASK** (0x1800) /\* LDO8\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO8\_HWC\_SRC\_SHIFT** ( 11) /\* LDO8\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO8\_HWC\_SRC\_WIDTH** ( 2) /\* LDO8\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO8\_HWC\_VSEL** (0x0400) /\* LDO8\_HWC\_VSEL \*/
- #define **WM8325\_LDO8\_HWC\_VSEL\_MASK** (0x0400) /\* LDO8\_HWC\_VSEL \*/
- #define **WM8325\_LDO8\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO8\_HWC\_VSEL \*/
- #define **WM8325\_LDO8\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO8\_HWC\_VSEL \*/
- #define **WM8325\_LDO8\_HWC\_MODE\_MASK** (0x0300) /\* LDO8\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO8\_HWC\_MODE\_SHIFT** ( 8) /\* LDO8\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO8\_HWC\_MODE\_WIDTH** ( 2) /\* LDO8\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO8\_FLT** (0x0080) /\* LDO8\_FLT \*/
- #define **WM8325\_LDO8\_FLT\_MASK** (0x0080) /\* LDO8\_FLT \*/
- #define **WM8325\_LDO8\_FLT\_SHIFT** ( 7) /\* LDO8\_FLT \*/
- #define **WM8325\_LDO8\_FLT\_WIDTH** ( 1) /\* LDO8\_FLT \*/
- #define **WM8325\_LDO8\_SWI** (0x0040) /\* LDO8\_SWI \*/
- #define **WM8325\_LDO8\_SWI\_MASK** (0x0040) /\* LDO8\_SWI \*/
- #define **WM8325\_LDO8\_SWI\_SHIFT** ( 6) /\* LDO8\_SWI \*/
- #define **WM8325\_LDO8\_SWI\_WIDTH** ( 1) /\* LDO8\_SWI \*/
- #define **WM8325\_LDO8\_ON\_SLOT\_MASK** (0xE000) /\* LDO8\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO8\_ON\_SLOT\_SHIFT** ( 13) /\* LDO8\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO8\_ON\_SLOT\_WIDTH** ( 3) /\* LDO8\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO8\_ON\_MODE** (0x0100) /\* LDO8\_ON\_MODE \*/
- #define **WM8325\_LDO8\_ON\_MODE\_MASK** (0x0100) /\* LDO8\_ON\_MODE \*/
- #define **WM8325\_LDO8\_ON\_MODE\_SHIFT** ( 8) /\* LDO8\_ON\_MODE \*/
- #define **WM8325\_LDO8\_ON\_MODE\_WIDTH** ( 1) /\* LDO8\_ON\_MODE \*/
- #define **WM8325\_LDO8\_ON\_VSEL\_MASK** (0x001F) /\* LDO8\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO8\_ON\_VSEL\_SHIFT** ( 0) /\* LDO8\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO8\_ON\_VSEL\_WIDTH** ( 5) /\* LDO8\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO8\_SLP\_SLOT\_MASK** (0xE000) /\* LDO8\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO8\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO8\_SLP\_SLOT - [15:13] \*/

- #define **WM8325\_LDO8\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO8\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO8\_SLP\_MODE** (0x0100) /\* LDO8\_SLP\_MODE \*/
- #define **WM8325\_LDO8\_SLP\_MODE\_MASK** (0x0100) /\* LDO8\_SLP\_MODE \*/
- #define **WM8325\_LDO8\_SLP\_MODE\_SHIFT** ( 8) /\* LDO8\_SLP\_MODE \*/
- #define **WM8325\_LDO8\_SLP\_MODE\_WIDTH** ( 1) /\* LDO8\_SLP\_MODE \*/
- #define **WM8325\_LDO8\_SLP\_VSEL\_MASK** (0x001F) /\* LDO8\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO8\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO8\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO8\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO8\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO9\_ERR\_ACT\_MASK** (0xC000) /\* LDO9\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO9\_ERR\_ACT\_SHIFT** ( 14) /\* LDO9\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO9\_ERR\_ACT\_WIDTH** ( 2) /\* LDO9\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO9\_HWC\_SRC\_MASK** (0x1800) /\* LDO9\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO9\_HWC\_SRC\_SHIFT** ( 11) /\* LDO9\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO9\_HWC\_SRC\_WIDTH** ( 2) /\* LDO9\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO9\_HWC\_VSEL** (0x0400) /\* LDO9\_HWC\_VSEL \*/
- #define **WM8325\_LDO9\_HWC\_VSEL\_MASK** (0x0400) /\* LDO9\_HWC\_VSEL \*/
- #define **WM8325\_LDO9\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO9\_HWC\_VSEL \*/
- #define **WM8325\_LDO9\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO9\_HWC\_VSEL \*/
- #define **WM8325\_LDO9\_HWC\_MODE\_MASK** (0x0300) /\* LDO9\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO9\_HWC\_MODE\_SHIFT** ( 8) /\* LDO9\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO9\_HWC\_MODE\_WIDTH** ( 2) /\* LDO9\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO9\_FLT** (0x0080) /\* LDO9\_FLT \*/
- #define **WM8325\_LDO9\_FLT\_MASK** (0x0080) /\* LDO9\_FLT \*/
- #define **WM8325\_LDO9\_FLT\_SHIFT** ( 7) /\* LDO9\_FLT \*/
- #define **WM8325\_LDO9\_FLT\_WIDTH** ( 1) /\* LDO9\_FLT \*/
- #define **WM8325\_LDO9\_SWI** (0x0040) /\* LDO9\_SWI \*/
- #define **WM8325\_LDO9\_SWI\_MASK** (0x0040) /\* LDO9\_SWI \*/
- #define **WM8325\_LDO9\_SWI\_SHIFT** ( 6) /\* LDO9\_SWI \*/
- #define **WM8325\_LDO9\_SWI\_WIDTH** ( 1) /\* LDO9\_SWI \*/
- #define **WM8325\_LDO9\_ON\_SLOT\_MASK** (0xE000) /\* LDO9\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO9\_ON\_SLOT\_SHIFT** ( 13) /\* LDO9\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO9\_ON\_SLOT\_WIDTH** ( 3) /\* LDO9\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO9\_ON\_MODE** (0x0100) /\* LDO9\_ON\_MODE \*/
- #define **WM8325\_LDO9\_ON\_MODE\_MASK** (0x0100) /\* LDO9\_ON\_MODE \*/
- #define **WM8325\_LDO9\_ON\_MODE\_SHIFT** ( 8) /\* LDO9\_ON\_MODE \*/
- #define **WM8325\_LDO9\_ON\_MODE\_WIDTH** ( 1) /\* LDO9\_ON\_MODE \*/
- #define **WM8325\_LDO9\_ON\_VSEL\_MASK** (0x001F) /\* LDO9\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO9\_ON\_VSEL\_SHIFT** ( 0) /\* LDO9\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO9\_ON\_VSEL\_WIDTH** ( 5) /\* LDO9\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO9\_SLP\_SLOT\_MASK** (0xE000) /\* LDO9\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO9\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO9\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO9\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO9\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO9\_SLP\_MODE** (0x0100) /\* LDO9\_SLP\_MODE \*/
- #define **WM8325\_LDO9\_SLP\_MODE\_MASK** (0x0100) /\* LDO9\_SLP\_MODE \*/
- #define **WM8325\_LDO9\_SLP\_MODE\_SHIFT** ( 8) /\* LDO9\_SLP\_MODE \*/
- #define **WM8325\_LDO9\_SLP\_MODE\_WIDTH** ( 1) /\* LDO9\_SLP\_MODE \*/
- #define **WM8325\_LDO9\_SLP\_VSEL\_MASK** (0x001F) /\* LDO9\_SLP\_VSEL - [4:0] \*/



- #define **WM8325\_LDO9\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO9\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO9\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO9\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO10\_ERR\_ACT\_MASK** (0xC000) /\* LDO10\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO10\_ERR\_ACT\_SHIFT** ( 14) /\* LDO10\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO10\_ERR\_ACT\_WIDTH** ( 2) /\* LDO10\_ERR\_ACT - [15:14] \*/
- #define **WM8325\_LDO10\_HWC\_SRC\_MASK** (0x1800) /\* LDO10\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO10\_HWC\_SRC\_SHIFT** ( 11) /\* LDO10\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO10\_HWC\_SRC\_WIDTH** ( 2) /\* LDO10\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_LDO10\_HWC\_VSEL** (0x0400) /\* LDO10\_HWC\_VSEL \*/
- #define **WM8325\_LDO10\_HWC\_VSEL\_MASK** (0x0400) /\* LDO10\_HWC\_VSEL \*/
- #define **WM8325\_LDO10\_HWC\_VSEL\_SHIFT** ( 10) /\* LDO10\_HWC\_VSEL \*/
- #define **WM8325\_LDO10\_HWC\_VSEL\_WIDTH** ( 1) /\* LDO10\_HWC\_VSEL \*/
- #define **WM8325\_LDO10\_HWC\_MODE\_MASK** (0x0300) /\* LDO10\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO10\_HWC\_MODE\_SHIFT** ( 8) /\* LDO10\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO10\_HWC\_MODE\_WIDTH** ( 2) /\* LDO10\_HWC\_MODE - [9:8] \*/
- #define **WM8325\_LDO10\_FLT** (0x0080) /\* LDO10\_FLT \*/
- #define **WM8325\_LDO10\_FLT\_MASK** (0x0080) /\* LDO10\_FLT \*/
- #define **WM8325\_LDO10\_FLT\_SHIFT** ( 7) /\* LDO10\_FLT \*/
- #define **WM8325\_LDO10\_FLT\_WIDTH** ( 1) /\* LDO10\_FLT \*/
- #define **WM8325\_LDO10\_SWI** (0x0040) /\* LDO10\_SWI \*/
- #define **WM8325\_LDO10\_SWI\_MASK** (0x0040) /\* LDO10\_SWI \*/
- #define **WM8325\_LDO10\_SWI\_SHIFT** ( 6) /\* LDO10\_SWI \*/
- #define **WM8325\_LDO10\_SWI\_WIDTH** ( 1) /\* LDO10\_SWI \*/
- #define **WM8325\_LDO10\_ON\_SLOT\_MASK** (0xE000) /\* LDO10\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO10\_ON\_SLOT\_SHIFT** ( 13) /\* LDO10\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO10\_ON\_SLOT\_WIDTH** ( 3) /\* LDO10\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO10\_ON\_MODE** (0x0100) /\* LDO10\_ON\_MODE \*/
- #define **WM8325\_LDO10\_ON\_MODE\_MASK** (0x0100) /\* LDO10\_ON\_MODE \*/
- #define **WM8325\_LDO10\_ON\_MODE\_SHIFT** ( 8) /\* LDO10\_ON\_MODE \*/
- #define **WM8325\_LDO10\_ON\_MODE\_WIDTH** ( 1) /\* LDO10\_ON\_MODE \*/
- #define **WM8325\_LDO10\_ON\_VSEL\_MASK** (0x001F) /\* LDO10\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO10\_ON\_VSEL\_SHIFT** ( 0) /\* LDO10\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO10\_ON\_VSEL\_WIDTH** ( 5) /\* LDO10\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO10\_SLP\_SLOT\_MASK** (0xE000) /\* LDO10\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO10\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO10\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO10\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO10\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO10\_SLP\_MODE** (0x0100) /\* LDO10\_SLP\_MODE \*/
- #define **WM8325\_LDO10\_SLP\_MODE\_MASK** (0x0100) /\* LDO10\_SLP\_MODE \*/
- #define **WM8325\_LDO10\_SLP\_MODE\_SHIFT** ( 8) /\* LDO10\_SLP\_MODE \*/
- #define **WM8325\_LDO10\_SLP\_MODE\_WIDTH** ( 1) /\* LDO10\_SLP\_MODE \*/
- #define **WM8325\_LDO10\_SLP\_VSEL\_MASK** (0x001F) /\* LDO10\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO10\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO10\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO10\_SLP\_VSEL\_WIDTH** ( 5) /\* LDO10\_SLP\_VSEL - [4:0] \*/
- #define **WM8325\_LDO11\_ON\_SLOT\_MASK** (0xE000) /\* LDO11\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO11\_ON\_SLOT\_SHIFT** ( 13) /\* LDO11\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO11\_ON\_SLOT\_WIDTH** ( 3) /\* LDO11\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO11\_FRCENA** (0x1000) /\* LDO11\_FRCENA \*/

- #define **WM8325\_LDO11\_FRCENA\_MASK** (0x1000) /\* LDO11\_FRCENA \*/
- #define **WM8325\_LDO11\_FRCENA\_SHIFT** ( 12) /\* LDO11\_FRCENA \*/
- #define **WM8325\_LDO11\_FRCENA\_WIDTH** ( 1) /\* LDO11\_FRCENA \*/
- #define **WM8325\_LDO11\_VSEL\_SRC** (0x0080) /\* LDO11\_VSEL\_SRC \*/
- #define **WM8325\_LDO11\_VSEL\_SRC\_MASK** (0x0080) /\* LDO11\_VSEL\_SRC \*/
- #define **WM8325\_LDO11\_VSEL\_SRC\_SHIFT** ( 7) /\* LDO11\_VSEL\_SRC \*/
- #define **WM8325\_LDO11\_VSEL\_SRC\_WIDTH** ( 1) /\* LDO11\_VSEL\_SRC \*/
- #define **WM8325\_LDO11\_ON\_VSEL\_MASK** (0x000F) /\* LDO11\_ON\_VSEL - [3:0] \*/
- #define **WM8325\_LDO11\_ON\_VSEL\_SHIFT** ( 0) /\* LDO11\_ON\_VSEL - [3:0] \*/
- #define **WM8325\_LDO11\_ON\_VSEL\_WIDTH** ( 4) /\* LDO11\_ON\_VSEL - [3:0] \*/
- #define **WM8325\_LDO11\_SLP\_SLOT\_MASK** (0xE000) /\* LDO11\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO11\_SLP\_SLOT\_SHIFT** ( 13) /\* LDO11\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO11\_SLP\_SLOT\_WIDTH** ( 3) /\* LDO11\_SLP\_SLOT - [15:13] \*/
- #define **WM8325\_LDO11\_SLP\_VSEL\_MASK** (0x000F) /\* LDO11\_SLP\_VSEL - [3:0] \*/
- #define **WM8325\_LDO11\_SLP\_VSEL\_SHIFT** ( 0) /\* LDO11\_SLP\_VSEL - [3:0] \*/
- #define **WM8325\_LDO11\_SLP\_VSEL\_WIDTH** ( 4) /\* LDO11\_SLP\_VSEL - [3:0] \*/
- #define **WM8325\_EPE1\_ON\_SLOT\_MASK** (0xE000) /\* EPE1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_EPE1\_ON\_SLOT\_SHIFT** ( 13) /\* EPE1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_EPE1\_ON\_SLOT\_WIDTH** ( 3) /\* EPE1\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_EPE1\_HWC\_SRC\_MASK** (0x1800) /\* EPE1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_EPE1\_HWC\_SRC\_SHIFT** ( 11) /\* EPE1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_EPE1\_HWC\_SRC\_WIDTH** ( 2) /\* EPE1\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_EPE1\_HWCENA** (0x0100) /\* EPE1\_HWCENA \*/
- #define **WM8325\_EPE1\_HWCENA\_MASK** (0x0100) /\* EPE1\_HWCENA \*/
- #define **WM8325\_EPE1\_HWCENA\_SHIFT** ( 8) /\* EPE1\_HWCENA \*/
- #define **WM8325\_EPE1\_HWCENA\_WIDTH** ( 1) /\* EPE1\_HWCENA \*/
- #define **WM8325\_EPE1\_SLP\_SLOT\_MASK** (0x00E0) /\* EPE1\_SLP\_SLOT - [7:5] \*/
- #define **WM8325\_EPE1\_SLP\_SLOT\_SHIFT** ( 5) /\* EPE1\_SLP\_SLOT - [7:5] \*/
- #define **WM8325\_EPE1\_SLP\_SLOT\_WIDTH** ( 3) /\* EPE1\_SLP\_SLOT - [7:5] \*/
- #define **WM8325\_EPE2\_ON\_SLOT\_MASK** (0xE000) /\* EPE2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_EPE2\_ON\_SLOT\_SHIFT** ( 13) /\* EPE2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_EPE2\_ON\_SLOT\_WIDTH** ( 3) /\* EPE2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_EPE2\_HWC\_SRC\_MASK** (0x1800) /\* EPE2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_EPE2\_HWC\_SRC\_SHIFT** ( 11) /\* EPE2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_EPE2\_HWC\_SRC\_WIDTH** ( 2) /\* EPE2\_HWC\_SRC - [12:11] \*/
- #define **WM8325\_EPE2\_HWCENA** (0x0100) /\* EPE2\_HWCENA \*/
- #define **WM8325\_EPE2\_HWCENA\_MASK** (0x0100) /\* EPE2\_HWCENA \*/
- #define **WM8325\_EPE2\_HWCENA\_SHIFT** ( 8) /\* EPE2\_HWCENA \*/
- #define **WM8325\_EPE2\_HWCENA\_WIDTH** ( 1) /\* EPE2\_HWCENA \*/
- #define **WM8325\_EPE2\_SLP\_SLOT\_MASK** (0x00E0) /\* EPE2\_SLP\_SLOT - [7:5] \*/
- #define **WM8325\_EPE2\_SLP\_SLOT\_SHIFT** ( 5) /\* EPE2\_SLP\_SLOT - [7:5] \*/
- #define **WM8325\_EPE2\_SLP\_SLOT\_WIDTH** ( 3) /\* EPE2\_SLP\_SLOT - [7:5] \*/
- #define **WM8325\_DC4\_OK** (0x0008) /\* DC4\_OK \*/
- #define **WM8325\_DC4\_OK\_MASK** (0x0008) /\* DC4\_OK \*/
- #define **WM8325\_DC4\_OK\_SHIFT** ( 3) /\* DC4\_OK \*/
- #define **WM8325\_DC4\_OK\_WIDTH** ( 1) /\* DC4\_OK \*/
- #define **WM8325\_DC3\_OK** (0x0004) /\* DC3\_OK \*/

- #define **WM8325\_DC3\_OK\_MASK** (0x0004) /\* DC3\_OK \*/
- #define **WM8325\_DC3\_OK\_SHIFT** ( 2) /\* DC3\_OK \*/
- #define **WM8325\_DC3\_OK\_WIDTH** ( 1) /\* DC3\_OK \*/
- #define **WM8325\_DC2\_OK** (0x0002) /\* DC2\_OK \*/
- #define **WM8325\_DC2\_OK\_MASK** (0x0002) /\* DC2\_OK \*/
- #define **WM8325\_DC2\_OK\_SHIFT** ( 1) /\* DC2\_OK \*/
- #define **WM8325\_DC2\_OK\_WIDTH** ( 1) /\* DC2\_OK \*/
- #define **WM8325\_DC1\_OK** (0x0001) /\* DC1\_OK \*/
- #define **WM8325\_DC1\_OK\_MASK** (0x0001) /\* DC1\_OK \*/
- #define **WM8325\_DC1\_OK\_SHIFT** ( 0) /\* DC1\_OK \*/
- #define **WM8325\_DC1\_OK\_WIDTH** ( 1) /\* DC1\_OK \*/
- #define **WM8325\_LDO10\_OK** (0x0200) /\* LDO10\_OK \*/
- #define **WM8325\_LDO10\_OK\_MASK** (0x0200) /\* LDO10\_OK \*/
- #define **WM8325\_LDO10\_OK\_SHIFT** ( 9) /\* LDO10\_OK \*/
- #define **WM8325\_LDO10\_OK\_WIDTH** ( 1) /\* LDO10\_OK \*/
- #define **WM8325\_LDO9\_OK** (0x0100) /\* LDO9\_OK \*/
- #define **WM8325\_LDO9\_OK\_MASK** (0x0100) /\* LDO9\_OK \*/
- #define **WM8325\_LDO9\_OK\_SHIFT** ( 8) /\* LDO9\_OK \*/
- #define **WM8325\_LDO9\_OK\_WIDTH** ( 1) /\* LDO9\_OK \*/
- #define **WM8325\_LDO8\_OK** (0x0080) /\* LDO8\_OK \*/
- #define **WM8325\_LDO8\_OK\_MASK** (0x0080) /\* LDO8\_OK \*/
- #define **WM8325\_LDO8\_OK\_SHIFT** ( 7) /\* LDO8\_OK \*/
- #define **WM8325\_LDO8\_OK\_WIDTH** ( 1) /\* LDO8\_OK \*/
- #define **WM8325\_LDO7\_OK** (0x0040) /\* LDO7\_OK \*/
- #define **WM8325\_LDO7\_OK\_MASK** (0x0040) /\* LDO7\_OK \*/
- #define **WM8325\_LDO7\_OK\_SHIFT** ( 6) /\* LDO7\_OK \*/
- #define **WM8325\_LDO7\_OK\_WIDTH** ( 1) /\* LDO7\_OK \*/
- #define **WM8325\_LDO6\_OK** (0x0020) /\* LDO6\_OK \*/
- #define **WM8325\_LDO6\_OK\_MASK** (0x0020) /\* LDO6\_OK \*/
- #define **WM8325\_LDO6\_OK\_SHIFT** ( 5) /\* LDO6\_OK \*/
- #define **WM8325\_LDO6\_OK\_WIDTH** ( 1) /\* LDO6\_OK \*/
- #define **WM8325\_LDO5\_OK** (0x0010) /\* LDO5\_OK \*/
- #define **WM8325\_LDO5\_OK\_MASK** (0x0010) /\* LDO5\_OK \*/
- #define **WM8325\_LDO5\_OK\_SHIFT** ( 4) /\* LDO5\_OK \*/
- #define **WM8325\_LDO5\_OK\_WIDTH** ( 1) /\* LDO5\_OK \*/
- #define **WM8325\_LDO4\_OK** (0x0008) /\* LDO4\_OK \*/
- #define **WM8325\_LDO4\_OK\_MASK** (0x0008) /\* LDO4\_OK \*/
- #define **WM8325\_LDO4\_OK\_SHIFT** ( 3) /\* LDO4\_OK \*/
- #define **WM8325\_LDO4\_OK\_WIDTH** ( 1) /\* LDO4\_OK \*/
- #define **WM8325\_LDO3\_OK** (0x0004) /\* LDO3\_OK \*/
- #define **WM8325\_LDO3\_OK\_MASK** (0x0004) /\* LDO3\_OK \*/
- #define **WM8325\_LDO3\_OK\_SHIFT** ( 2) /\* LDO3\_OK \*/
- #define **WM8325\_LDO3\_OK\_WIDTH** ( 1) /\* LDO3\_OK \*/
- #define **WM8325\_LDO2\_OK** (0x0002) /\* LDO2\_OK \*/
- #define **WM8325\_LDO2\_OK\_MASK** (0x0002) /\* LDO2\_OK \*/
- #define **WM8325\_LDO2\_OK\_SHIFT** ( 1) /\* LDO2\_OK \*/
- #define **WM8325\_LDO2\_OK\_WIDTH** ( 1) /\* LDO2\_OK \*/

- #define **WM8325\_LDO1\_OK** (0x0001) /\* LDO1\_OK \*/
- #define **WM8325\_LDO1\_OK\_MASK** (0x0001) /\* LDO1\_OK \*/
- #define **WM8325\_LDO1\_OK\_SHIFT** ( 0) /\* LDO1\_OK \*/
- #define **WM8325\_LDO1\_OK\_WIDTH** ( 1) /\* LDO1\_OK \*/
- #define **WM8325\_CLKOUT\_ENA** (0x8000) /\* CLKOUT\_ENA \*/
- #define **WM8325\_CLKOUT\_ENA\_MASK** (0x8000) /\* CLKOUT\_ENA \*/
- #define **WM8325\_CLKOUT\_ENA\_SHIFT** ( 15) /\* CLKOUT\_ENA \*/
- #define **WM8325\_CLKOUT\_ENA\_WIDTH** ( 1) /\* CLKOUT\_ENA \*/
- #define **WM8325\_CLKOUT\_OD** (0x2000) /\* CLKOUT\_OD \*/
- #define **WM8325\_CLKOUT\_OD\_MASK** (0x2000) /\* CLKOUT\_OD \*/
- #define **WM8325\_CLKOUT\_OD\_SHIFT** ( 13) /\* CLKOUT\_OD \*/
- #define **WM8325\_CLKOUT\_OD\_WIDTH** ( 1) /\* CLKOUT\_OD \*/
- #define **WM8325\_CLKOUT\_SLOT\_MASK** (0x0700) /\* CLKOUT\_SLOT - [10:8] \*/
- #define **WM8325\_CLKOUT\_SLOT\_SHIFT** ( 8) /\* CLKOUT\_SLOT - [10:8] \*/
- #define **WM8325\_CLKOUT\_SLOT\_WIDTH** ( 3) /\* CLKOUT\_SLOT - [10:8] \*/
- #define **WM8325\_CLKOUT\_SLPSLOT\_MASK** (0x0070) /\* CLKOUT\_SLPSLOT - [6:4] \*/
- #define **WM8325\_CLKOUT\_SLPSLOT\_SHIFT** ( 4) /\* CLKOUT\_SLPSLOT - [6:4] \*/
- #define **WM8325\_CLKOUT\_SLPSLOT\_WIDTH** ( 3) /\* CLKOUT\_SLPSLOT - [6:4] \*/
- #define **WM8325\_XTAL\_INH** (0x8000) /\* XTAL\_INH \*/
- #define **WM8325\_XTAL\_INH\_MASK** (0x8000) /\* XTAL\_INH \*/
- #define **WM8325\_XTAL\_INH\_SHIFT** ( 15) /\* XTAL\_INH \*/
- #define **WM8325\_XTAL\_INH\_WIDTH** ( 1) /\* XTAL\_INH \*/
- #define **WM8325\_XTAL\_ENA** (0x2000) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_ENA\_MASK** (0x2000) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_ENA\_SHIFT** ( 13) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_ENA\_WIDTH** ( 1) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_BKUPENA** (0x1000) /\* XTAL\_BKUPENA \*/
- #define **WM8325\_XTAL\_BKUPENA\_MASK** (0x1000) /\* XTAL\_BKUPENA \*/
- #define **WM8325\_XTAL\_BKUPENA\_SHIFT** ( 12) /\* XTAL\_BKUPENA \*/
- #define **WM8325\_XTAL\_BKUPENA\_WIDTH** ( 1) /\* XTAL\_BKUPENA \*/
- #define **WM8325\_UNIQUE\_ID\_7\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_7\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_7\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_6\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_6\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_6\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_5\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_5\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_5\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_4\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_4\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_4\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_3\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_3\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_3\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_2\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_2\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/



- #define **WM8325\_UNIQUE\_ID\_2\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_1\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_1\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_1\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_MASK** (0xFFFF) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_SHIFT** ( 0) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_UNIQUE\_ID\_WIDTH** ( 16) /\* UNIQUE\_ID - [15:0] \*/
- #define **WM8325\_OTP\_AUTO\_PROG** (0x8000) /\* OTP\_AUTO\_PROG \*/
- #define **WM8325\_OTP\_AUTO\_PROG\_MASK** (0x8000) /\* OTP\_AUTO\_PROG \*/
- #define **WM8325\_OTP\_AUTO\_PROG\_SHIFT** ( 15) /\* OTP\_AUTO\_PROG \*/
- #define **WM8325\_OTP\_AUTO\_PROG\_WIDTH** ( 1) /\* OTP\_AUTO\_PROG \*/
- #define **WM8325\_OTP\_CUST\_ID\_MASK** (0x7FFE) /\* OTP\_CUST\_ID - [14:1] \*/
- #define **WM8325\_OTP\_CUST\_ID\_SHIFT** ( 1) /\* OTP\_CUST\_ID - [14:1] \*/
- #define **WM8325\_OTP\_CUST\_ID\_WIDTH** ( 14) /\* OTP\_CUST\_ID - [14:1] \*/
- #define **WM8325\_OTP\_CUST\_FINAL** (0x0001) /\* OTP\_CUST\_FINAL \*/
- #define **WM8325\_OTP\_CUST\_FINAL\_MASK** (0x0001) /\* OTP\_CUST\_FINAL \*/
- #define **WM8325\_OTP\_CUST\_FINAL\_SHIFT** ( 0) /\* OTP\_CUST\_FINAL \*/
- #define **WM8325\_OTP\_CUST\_FINAL\_WIDTH** ( 1) /\* OTP\_CUST\_FINAL \*/
- #define **WM8325\_DC2\_OTP\_SLOT\_MASK** (0xE000) /\* DC2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_OTP\_SLOT\_SHIFT** ( 13) /\* DC2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_OTP\_SLOT\_WIDTH** ( 3) /\* DC2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC2\_OTP\_VSEL\_0\_MASK** (0x1F00) /\* DC2\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_DC2\_OTP\_VSEL\_0\_SHIFT** ( 8) /\* DC2\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_DC2\_OTP\_VSEL\_0\_WIDTH** ( 5) /\* DC2\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_DC1\_OTP\_SLOT\_MASK** (0x00E0) /\* DC1\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_DC1\_OTP\_SLOT\_SHIFT** ( 5) /\* DC1\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_DC1\_OTP\_SLOT\_WIDTH** ( 3) /\* DC1\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_DC1\_OTP\_VSEL\_0\_MASK** (0x001F) /\* DC1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_DC1\_OTP\_VSEL\_0\_SHIFT** ( 0) /\* DC1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_DC1\_OTP\_VSEL\_0\_WIDTH** ( 5) /\* DC1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_DC4\_OTP\_SLOT\_MASK** (0xE000) /\* DC4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_OTP\_SLOT\_SHIFT** ( 13) /\* DC4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_OTP\_SLOT\_WIDTH** ( 3) /\* DC4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_DC4\_OTP\_VSEL\_0\_MASK** (0x1F00) /\* DC4\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_DC4\_OTP\_VSEL\_0\_SHIFT** ( 8) /\* DC4\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_DC4\_OTP\_VSEL\_0\_WIDTH** ( 5) /\* DC4\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_DC3\_OTP\_SLOT\_MASK** (0x00E0) /\* DC3\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_DC3\_OTP\_SLOT\_SHIFT** ( 5) /\* DC3\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_DC3\_OTP\_SLOT\_WIDTH** ( 3) /\* DC3\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_DC3\_OTP\_VSEL\_0\_MASK** (0x001F) /\* DC3\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_DC3\_OTP\_VSEL\_0\_SHIFT** ( 0) /\* DC3\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_DC3\_OTP\_VSEL\_0\_WIDTH** ( 5) /\* DC3\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_DC4\_OTP\_PHASE** (0x8000) /\* DC4\_PHASE \*/
- #define **WM8325\_DC4\_OTP\_PHASE\_MASK** (0x8000) /\* DC4\_PHASE \*/
- #define **WM8325\_DC4\_OTP\_PHASE\_SHIFT** ( 15) /\* DC4\_PHASE \*/
- #define **WM8325\_DC4\_OTP\_PHASE\_WIDTH** ( 1) /\* DC4\_PHASE \*/
- #define **WM8325\_DC3\_OTP\_PHASE** (0x4000) /\* DC3\_PHASE \*/

- #define **WM8325\_DC3\_OTP\_PHASE\_MASK** (0x4000) /\* DC3\_PHASE \*/
- #define **WM8325\_DC3\_OTP\_PHASE\_SHIFT** ( 14) /\* DC3\_PHASE \*/
- #define **WM8325\_DC3\_OTP\_PHASE\_WIDTH** ( 1) /\* DC3\_PHASE \*/
- #define **WM8325\_DC2\_OTP\_PHASE** (0x2000) /\* DC2\_PHASE \*/
- #define **WM8325\_DC2\_OTP\_PHASE\_MASK** (0x2000) /\* DC2\_PHASE \*/
- #define **WM8325\_DC2\_OTP\_PHASE\_SHIFT** ( 13) /\* DC2\_PHASE \*/
- #define **WM8325\_DC2\_OTP\_PHASE\_WIDTH** ( 1) /\* DC2\_PHASE \*/
- #define **WM8325\_DC1\_OTP\_PHASE** (0x1000) /\* DC1\_PHASE \*/
- #define **WM8325\_DC1\_OTP\_PHASE\_MASK** (0x1000) /\* DC1\_PHASE \*/
- #define **WM8325\_DC1\_OTP\_PHASE\_SHIFT** ( 12) /\* DC1\_PHASE \*/
- #define **WM8325\_DC1\_OTP\_PHASE\_WIDTH** ( 1) /\* DC1\_PHASE \*/
- #define **WM8325\_DC4\_OTP\_CAP\_MASK** (0x0C00) /\* DC4\_CAP - [11:10] \*/
- #define **WM8325\_DC4\_OTP\_CAP\_SHIFT** ( 10) /\* DC4\_CAP - [11:10] \*/
- #define **WM8325\_DC4\_OTP\_CAP\_WIDTH** ( 2) /\* DC4\_CAP - [11:10] \*/
- #define **WM8325\_DC3\_OTP\_CAP\_MASK** (0x0300) /\* DC3\_CAP - [9:8] \*/
- #define **WM8325\_DC3\_OTP\_CAP\_SHIFT** ( 8) /\* DC3\_CAP - [9:8] \*/
- #define **WM8325\_DC3\_OTP\_CAP\_WIDTH** ( 2) /\* DC3\_CAP - [9:8] \*/
- #define **WM8325\_DC2\_OTP\_CAP\_MASK** (0x00C0) /\* DC2\_CAP - [7:6] \*/
- #define **WM8325\_DC2\_OTP\_CAP\_SHIFT** ( 6) /\* DC2\_CAP - [7:6] \*/
- #define **WM8325\_DC2\_OTP\_CAP\_WIDTH** ( 2) /\* DC2\_CAP - [7:6] \*/
- #define **WM8325\_DC1\_OTP\_CAP\_MASK** (0x0030) /\* DC1\_CAP - [5:4] \*/
- #define **WM8325\_DC1\_OTP\_CAP\_SHIFT** ( 4) /\* DC1\_CAP - [5:4] \*/
- #define **WM8325\_DC1\_OTP\_CAP\_WIDTH** ( 2) /\* DC1\_CAP - [5:4] \*/
- #define **WM8325\_DC2\_OTP\_FREQ\_MASK** (0x000C) /\* DC2\_FREQ - [3:2] \*/
- #define **WM8325\_DC2\_OTP\_FREQ\_SHIFT** ( 2) /\* DC2\_FREQ - [3:2] \*/
- #define **WM8325\_DC2\_OTP\_FREQ\_WIDTH** ( 2) /\* DC2\_FREQ - [3:2] \*/
- #define **WM8325\_DC1\_OTP\_FREQ\_MASK** (0x0003) /\* DC1\_FREQ - [1:0] \*/
- #define **WM8325\_DC1\_OTP\_FREQ\_SHIFT** ( 0) /\* DC1\_FREQ - [1:0] \*/
- #define **WM8325\_DC1\_OTP\_FREQ\_WIDTH** ( 2) /\* DC1\_FREQ - [1:0] \*/
- #define **WM8325\_LDO2\_OTP\_SLOT\_MASK** (0xE000) /\* LDO2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_OTP\_SLOT\_SHIFT** ( 13) /\* LDO2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_OTP\_SLOT\_WIDTH** ( 3) /\* LDO2\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO2\_OTP\_VSEL\_MASK** (0x1F00) /\* LDO2\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_LDO2\_OTP\_VSEL\_SHIFT** ( 8) /\* LDO2\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_LDO2\_OTP\_VSEL\_WIDTH** ( 5) /\* LDO2\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_LDO1\_OTP\_SLOT\_MASK** (0x00E0) /\* LDO1\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_LDO1\_OTP\_SLOT\_SHIFT** ( 5) /\* LDO1\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_LDO1\_OTP\_SLOT\_WIDTH** ( 3) /\* LDO1\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_LDO1\_OTP\_VSEL\_MASK** (0x001F) /\* LDO1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO1\_OTP\_VSEL\_SHIFT** ( 0) /\* LDO1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO1\_OTP\_VSEL\_WIDTH** ( 5) /\* LDO1\_ON\_VSEL - [4:0] \*/
- #define **WM8325\_LDO4\_OTP\_SLOT\_MASK** (0xE000) /\* LDO4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_OTP\_SLOT\_SHIFT** ( 13) /\* LDO4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_OTP\_SLOT\_WIDTH** ( 3) /\* LDO4\_ON\_SLOT - [15:13] \*/
- #define **WM8325\_LDO4\_OTP\_VSEL\_MASK** (0x1F00) /\* LDO4\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_LDO4\_OTP\_VSEL\_SHIFT** ( 8) /\* LDO4\_ON\_VSEL - [12:8] \*/
- #define **WM8325\_LDO4\_OTP\_VSEL\_WIDTH** ( 5) /\* LDO4\_ON\_VSEL - [12:8] \*/



```

• #define WM8325_LDO3_OTP_SLOT_MASK (0x00E0) /* LDO3_ON_SLOT - [7:5] */
• #define WM8325_LDO3_OTP_SLOT_SHIFT ( 5) /* LDO3_ON_SLOT - [7:5] */
• #define WM8325_LDO3_OTP_SLOT_WIDTH ( 3) /* LDO3_ON_SLOT - [7:5] */
• #define WM8325_LDO3_OTP_VSEL_MASK (0x001F) /* LDO3_ON_VSEL - [4:0] */
• #define WM8325_LDO3_OTP_VSEL_SHIFT ( 0) /* LDO3_ON_VSEL - [4:0] */
• #define WM8325_LDO3_OTP_VSEL_WIDTH ( 5) /* LDO3_ON_VSEL - [4:0] */
• #define WM8325_LDO6_OTP_SLOT_MASK (0xE000) /* LDO6_ON_SLOT - [15:13] */
• #define WM8325_LDO6_OTP_SLOT_SHIFT (13) /* LDO6_ON_SLOT - [15:13] */
• #define WM8325_LDO6_OTP_SLOT_WIDTH ( 3) /* LDO6_ON_SLOT - [15:13] */
• #define WM8325_LDO6_OTP_VSEL_MASK (0x1F00) /* LDO6_ON_VSEL - [12:8] */
• #define WM8325_LDO6_OTP_VSEL_SHIFT ( 8) /* LDO6_ON_VSEL - [12:8] */
• #define WM8325_LDO6_OTP_VSEL_WIDTH ( 5) /* LDO6_ON_VSEL - [12:8] */
• #define WM8325_LDO5_OTP_SLOT_MASK (0x00E0) /* LDO5_ON_SLOT - [7:5] */
• #define WM8325_LDO5_OTP_SLOT_SHIFT ( 5) /* LDO5_ON_SLOT - [7:5] */
• #define WM8325_LDO5_OTP_SLOT_WIDTH ( 3) /* LDO5_ON_SLOT - [7:5] */
• #define WM8325_LDO5_OTP_VSEL_MASK (0x001F) /* LDO5_ON_VSEL - [4:0] */
• #define WM8325_LDO5_OTP_VSEL_SHIFT ( 0) /* LDO5_ON_VSEL - [4:0] */
• #define WM8325_LDO5_OTP_VSEL_WIDTH ( 5) /* LDO5_ON_VSEL - [4:0] */
• #define WM8325_LDO8_OTP_SLOT_MASK (0xE000) /* LDO8_ON_SLOT - [15:13] */
• #define WM8325_LDO8_OTP_SLOT_SHIFT (13) /* LDO8_ON_SLOT - [15:13] */
• #define WM8325_LDO8_OTP_SLOT_WIDTH ( 3) /* LDO8_ON_SLOT - [15:13] */
• #define WM8325_LDO8_OTP_VSEL_MASK (0x1F00) /* LDO8_ON_VSEL - [12:8] */
• #define WM8325_LDO8_OTP_VSEL_SHIFT ( 8) /* LDO8_ON_VSEL - [12:8] */
• #define WM8325_LDO8_OTP_VSEL_WIDTH ( 5) /* LDO8_ON_VSEL - [12:8] */
• #define WM8325_LDO7_OTP_SLOT_MASK (0x00E0) /* LDO7_ON_SLOT - [7:5] */
• #define WM8325_LDO7_OTP_SLOT_SHIFT ( 5) /* LDO7_ON_SLOT - [7:5] */
• #define WM8325_LDO7_OTP_SLOT_WIDTH ( 3) /* LDO7_ON_SLOT - [7:5] */
• #define WM8325_LDO7_OTP_VSEL_MASK (0x001F) /* LDO7_ON_VSEL - [4:0] */
• #define WM8325_LDO7_OTP_VSEL_SHIFT ( 0) /* LDO7_ON_VSEL - [4:0] */
• #define WM8325_LDO7_OTP_VSEL_WIDTH ( 5) /* LDO7_ON_VSEL - [4:0] */
• #define WM8325_LDO10_OTP_SLOT_MASK (0xE000) /* LDO10_ON_SLOT - [15:13] */
• #define WM8325_LDO10_OTP_SLOT_SHIFT (13) /* LDO10_ON_SLOT - [15:13] */
• #define WM8325_LDO10_OTP_SLOT_WIDTH ( 3) /* LDO10_ON_SLOT - [15:13] */
• #define WM8325_LDO10_OTP_VSEL_MASK (0x1F00) /* LDO10_ON_VSEL - [12:8] */
• #define WM8325_LDO10_OTP_VSEL_SHIFT ( 8) /* LDO10_ON_VSEL - [12:8] */
• #define WM8325_LDO10_OTP_VSEL_WIDTH ( 5) /* LDO10_ON_VSEL - [12:8] */
• #define WM8325_LDO9_OTP_SLOT_MASK (0x00E0) /* LDO9_ON_SLOT - [7:5] */
• #define WM8325_LDO9_OTP_SLOT_SHIFT ( 5) /* LDO9_ON_SLOT - [7:5] */
• #define WM8325_LDO9_OTP_SLOT_WIDTH ( 3) /* LDO9_ON_SLOT - [7:5] */
• #define WM8325_LDO9_OTP_VSEL_MASK (0x001F) /* LDO9_ON_VSEL - [4:0] */
• #define WM8325_LDO9_OTP_VSEL_SHIFT ( 0) /* LDO9_ON_VSEL - [4:0] */
• #define WM8325_LDO9_OTP_VSEL_WIDTH ( 5) /* LDO9_ON_VSEL - [4:0] */
• #define WM8325_LDO11_OTP_SLOT_MASK (0xE000) /* LDO11_ON_SLOT - [15:13] */
• #define WM8325_LDO11_OTP_SLOT_SHIFT (13) /* LDO11_ON_SLOT - [15:13] */
• #define WM8325_LDO11_OTP_SLOT_WIDTH ( 3) /* LDO11_ON_SLOT - [15:13] */
• #define WM8325_LDO11_OTP_VSEL_MASK (0x0F00) /* LDO11_ON_VSEL - [11:8] */
• #define WM8325_LDO11_OTP_VSEL_SHIFT ( 8) /* LDO11_ON_VSEL - [11:8] */

```

- #define **WM8325\_LDO11\_OTP\_VSEL\_WIDTH** ( 4) /\* LDO11\_ON\_VSEL - [11:8] \*/
- #define **WM8325\_EPE2\_OTP\_SLOT\_MASK** (0x00E0) /\* EPE2\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_EPE2\_OTP\_SLOT\_SHIFT** ( 5) /\* EPE2\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_EPE2\_OTP\_SLOT\_WIDTH** ( 3) /\* EPE2\_ON\_SLOT - [7:5] \*/
- #define **WM8325\_EPE1\_OTP\_SLOT\_MASK** (0x001C) /\* EPE1\_ON\_SLOT - [4:2] \*/
- #define **WM8325\_EPE1\_OTP\_SLOT\_SHIFT** ( 2) /\* EPE1\_ON\_SLOT - [4:2] \*/
- #define **WM8325\_EPE1\_OTP\_SLOT\_WIDTH** ( 3) /\* EPE1\_ON\_SLOT - [4:2] \*/
- #define **WM8325\_DC4\_OTP\_SLV** (0x0001) /\* DC4\_SLV \*/
- #define **WM8325\_DC4\_OTP\_SLV\_MASK** (0x0001) /\* DC4\_SLV \*/
- #define **WM8325\_DC4\_OTP\_SLV\_SHIFT** ( 0) /\* DC4\_SLV \*/
- #define **WM8325\_DC4\_OTP\_SLV\_WIDTH** ( 1) /\* DC4\_SLV \*/
- #define **WM8325\_GP1\_OTP\_DIR** (0x8000) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_OTP\_DIR\_MASK** (0x8000) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_OTP\_DIR\_SHIFT** ( 15) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_OTP\_DIR\_WIDTH** ( 1) /\* GP1\_DIR \*/
- #define **WM8325\_GP1\_OTP\_PULL\_MASK** (0x6000) /\* GP1\_PULL - [14:13] \*/
- #define **WM8325\_GP1\_OTP\_PULL\_SHIFT** ( 13) /\* GP1\_PULL - [14:13] \*/
- #define **WM8325\_GP1\_OTP\_PULL\_WIDTH** ( 2) /\* GP1\_PULL - [14:13] \*/
- #define **WM8325\_GP1\_OTP\_INT\_MODE** (0x1000) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_OTP\_INT\_MODE\_MASK** (0x1000) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_OTP\_INT\_MODE\_SHIFT** ( 12) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_OTP\_INT\_MODE\_WIDTH** ( 1) /\* GP1\_INT\_MODE \*/
- #define **WM8325\_GP1\_OTP\_PWR\_DOM** (0x0800) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_OTP\_PWR\_DOM\_MASK** (0x0800) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_OTP\_PWR\_DOM\_SHIFT** ( 11) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_OTP\_PWR\_DOM\_WIDTH** ( 1) /\* GP1\_PWR\_DOM \*/
- #define **WM8325\_GP1\_OTP\_POL** (0x0400) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_OTP\_POL\_MASK** (0x0400) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_OTP\_POL\_SHIFT** ( 10) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_OTP\_POL\_WIDTH** ( 1) /\* GP1\_POL \*/
- #define **WM8325\_GP1\_OTP\_OD** (0x0200) /\* GP1\_OD \*/
- #define **WM8325\_GP1\_OTP\_OD\_MASK** (0x0200) /\* GP1\_OD \*/
- #define **WM8325\_GP1\_OTP\_OD\_SHIFT** ( 9) /\* GP1\_OD \*/
- #define **WM8325\_GP1\_OTP\_OD\_WIDTH** ( 1) /\* GP1\_OD \*/
- #define **WM8325\_GP1\_OTP\_ENA** (0x0100) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_OTP\_ENA\_MASK** (0x0100) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_OTP\_ENA\_SHIFT** ( 8) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_OTP\_ENA\_WIDTH** ( 1) /\* GP1\_ENA \*/
- #define **WM8325\_GP1\_OTP\_FN\_MASK** (0x00F0) /\* GP1\_FN - [7:4] \*/
- #define **WM8325\_GP1\_OTP\_FN\_SHIFT** ( 4) /\* GP1\_FN - [7:4] \*/
- #define **WM8325\_GP1\_OTP\_FN\_WIDTH** ( 4) /\* GP1\_FN - [7:4] \*/
- #define **WM8325\_XTAL\_OTP\_ENA** (0x0004) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_OTP\_ENA\_MASK** (0x0004) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_OTP\_ENA\_SHIFT** ( 2) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_OTP\_ENA\_WIDTH** ( 1) /\* XTAL\_ENA \*/
- #define **WM8325\_XTAL\_OTP\_INH** (0x0002) /\* XTAL\_INH \*/
- #define **WM8325\_XTAL\_OTP\_INH\_MASK** (0x0002) /\* XTAL\_INH \*/

- #define **WM8325\_XTAL\_OTP\_INH\_SHIFT** ( 1) /\* XTAL\_INH \*/
- #define **WM8325\_XTAL\_OTP\_INH\_WIDTH** ( 1) /\* XTAL\_INH \*/
- #define **WM8325\_GP2\_OTP\_DIR** (0x8000) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_OTP\_DIR\_MASK** (0x8000) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_OTP\_DIR\_SHIFT** ( 15) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_OTP\_DIR\_WIDTH** ( 1) /\* GP2\_DIR \*/
- #define **WM8325\_GP2\_OTP\_PULL\_MASK** (0x6000) /\* GP2\_PULL - [14:13] \*/
- #define **WM8325\_GP2\_OTP\_PULL\_SHIFT** ( 13) /\* GP2\_PULL - [14:13] \*/
- #define **WM8325\_GP2\_OTP\_PULL\_WIDTH** ( 2) /\* GP2\_PULL - [14:13] \*/
- #define **WM8325\_GP2\_OTP\_INT\_MODE** (0x1000) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_OTP\_INT\_MODE\_MASK** (0x1000) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_OTP\_INT\_MODE\_SHIFT** ( 12) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_OTP\_INT\_MODE\_WIDTH** ( 1) /\* GP2\_INT\_MODE \*/
- #define **WM8325\_GP2\_OTP\_PWR\_DOM** (0x0800) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_OTP\_PWR\_DOM\_MASK** (0x0800) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_OTP\_PWR\_DOM\_SHIFT** ( 11) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_OTP\_PWR\_DOM\_WIDTH** ( 1) /\* GP2\_PWR\_DOM \*/
- #define **WM8325\_GP2\_OTP\_POL** (0x0400) /\* GP2\_POL \*/
- #define **WM8325\_GP2\_OTP\_POL\_MASK** (0x0400) /\* GP2\_POL \*/
- #define **WM8325\_GP2\_OTP\_POL\_SHIFT** ( 10) /\* GP2\_POL \*/
- #define **WM8325\_GP2\_OTP\_POL\_WIDTH** ( 1) /\* GP2\_POL \*/
- #define **WM8325\_GP2\_OTP\_OD** (0x0200) /\* GP2\_OD \*/
- #define **WM8325\_GP2\_OTP\_OD\_MASK** (0x0200) /\* GP2\_OD \*/
- #define **WM8325\_GP2\_OTP\_OD\_SHIFT** ( 9) /\* GP2\_OD \*/
- #define **WM8325\_GP2\_OTP\_OD\_WIDTH** ( 1) /\* GP2\_OD \*/
- #define **WM8325\_GP2\_OTP\_ENA** (0x0100) /\* GP2\_ENA \*/
- #define **WM8325\_GP2\_OTP\_ENA\_MASK** (0x0100) /\* GP2\_ENA \*/
- #define **WM8325\_GP2\_OTP\_ENA\_SHIFT** ( 8) /\* GP2\_ENA \*/
- #define **WM8325\_GP2\_OTP\_ENA\_WIDTH** ( 1) /\* GP2\_ENA \*/
- #define **WM8325\_GP2\_OTP\_FN\_MASK** (0x00F0) /\* GP2\_FN - [7:4] \*/
- #define **WM8325\_GP2\_OTP\_FN\_SHIFT** ( 4) /\* GP2\_FN - [7:4] \*/
- #define **WM8325\_GP2\_OTP\_FN\_WIDTH** ( 4) /\* GP2\_FN - [7:4] \*/
- #define **WM8325\_OTP\_CLKOUT\_SLOT\_MASK** (0x000E) /\* CLKOUT\_SLOT - [3:1] \*/
- #define **WM8325\_OTP\_CLKOUT\_SLOT\_SHIFT** ( 1) /\* CLKOUT\_SLOT - [3:1] \*/
- #define **WM8325\_OTP\_CLKOUT\_SLOT\_WIDTH** ( 3) /\* CLKOUT\_SLOT - [3:1] \*/
- #define **WM8325\_OTP\_WDOG\_ENA** (0x0001) /\* WDOG\_ENA \*/
- #define **WM8325\_OTP\_WDOG\_ENA\_MASK** (0x0001) /\* WDOG\_ENA \*/
- #define **WM8325\_OTP\_WDOG\_ENA\_SHIFT** ( 0) /\* WDOG\_ENA \*/
- #define **WM8325\_OTP\_WDOG\_ENA\_WIDTH** ( 1) /\* WDOG\_ENA \*/
- #define **WM8325\_GP3\_OTP\_DIR** (0x8000) /\* GP3\_DIR \*/
- #define **WM8325\_GP3\_OTP\_DIR\_MASK** (0x8000) /\* GP3\_DIR \*/
- #define **WM8325\_GP3\_OTP\_DIR\_SHIFT** ( 15) /\* GP3\_DIR \*/
- #define **WM8325\_GP3\_OTP\_DIR\_WIDTH** ( 1) /\* GP3\_DIR \*/
- #define **WM8325\_GP3\_OTP\_PULL\_MASK** (0x6000) /\* GP3\_PULL - [14:13] \*/
- #define **WM8325\_GP3\_OTP\_PULL\_SHIFT** ( 13) /\* GP3\_PULL - [14:13] \*/
- #define **WM8325\_GP3\_OTP\_PULL\_WIDTH** ( 2) /\* GP3\_PULL - [14:13] \*/
- #define **WM8325\_GP3\_OTP\_INT\_MODE** (0x1000) /\* GP3\_INT\_MODE \*/

- #define **WM8325\_GP3\_OTP\_INT\_MODE\_MASK** (0x1000) /\* GP3\_INT\_MODE \*/
- #define **WM8325\_GP3\_OTP\_INT\_MODE\_SHIFT** ( 12) /\* GP3\_INT\_MODE \*/
- #define **WM8325\_GP3\_OTP\_INT\_MODE\_WIDTH** ( 1) /\* GP3\_INT\_MODE \*/
- #define **WM8325\_GP3\_OTP\_PWR\_DOM** (0x0800) /\* GP3\_PWR\_DOM \*/
- #define **WM8325\_GP3\_OTP\_PWR\_DOM\_MASK** (0x0800) /\* GP3\_PWR\_DOM \*/
- #define **WM8325\_GP3\_OTP\_PWR\_DOM\_SHIFT** ( 11) /\* GP3\_PWR\_DOM \*/
- #define **WM8325\_GP3\_OTP\_PWR\_DOM\_WIDTH** ( 1) /\* GP3\_PWR\_DOM \*/
- #define **WM8325\_GP3\_OTP\_POL** (0x0400) /\* GP3\_POL \*/
- #define **WM8325\_GP3\_OTP\_POL\_MASK** (0x0400) /\* GP3\_POL \*/
- #define **WM8325\_GP3\_OTP\_POL\_SHIFT** ( 10) /\* GP3\_POL \*/
- #define **WM8325\_GP3\_OTP\_POL\_WIDTH** ( 1) /\* GP3\_POL \*/
- #define **WM8325\_GP3\_OTP\_OD** (0x0200) /\* GP3\_OD \*/
- #define **WM8325\_GP3\_OTP\_OD\_MASK** (0x0200) /\* GP3\_OD \*/
- #define **WM8325\_GP3\_OTP\_OD\_SHIFT** ( 9) /\* GP3\_OD \*/
- #define **WM8325\_GP3\_OTP\_OD\_WIDTH** ( 1) /\* GP3\_OD \*/
- #define **WM8325\_GP3\_OTP\_ENA** (0x0100) /\* GP3\_ENA \*/
- #define **WM8325\_GP3\_OTP\_ENA\_MASK** (0x0100) /\* GP3\_ENA \*/
- #define **WM8325\_GP3\_OTP\_ENA\_SHIFT** ( 8) /\* GP3\_ENA \*/
- #define **WM8325\_GP3\_OTP\_ENA\_WIDTH** ( 1) /\* GP3\_ENA \*/
- #define **WM8325\_GP3\_OTP\_FN\_MASK** (0x00F0) /\* GP3\_FN - [7:4] \*/
- #define **WM8325\_GP3\_OTP\_FN\_SHIFT** ( 4) /\* GP3\_FN - [7:4] \*/
- #define **WM8325\_GP3\_OTP\_FN\_WIDTH** ( 4) /\* GP3\_FN - [7:4] \*/
- #define **WM8325\_GP4\_OTP\_DIR** (0x8000) /\* GP4\_DIR \*/
- #define **WM8325\_GP4\_OTP\_DIR\_MASK** (0x8000) /\* GP4\_DIR \*/
- #define **WM8325\_GP4\_OTP\_DIR\_SHIFT** ( 15) /\* GP4\_DIR \*/
- #define **WM8325\_GP4\_OTP\_DIR\_WIDTH** ( 1) /\* GP4\_DIR \*/
- #define **WM8325\_GP4\_OTP\_PULL\_MASK** (0x6000) /\* GP4\_PULL - [14:13] \*/
- #define **WM8325\_GP4\_OTP\_PULL\_SHIFT** ( 13) /\* GP4\_PULL - [14:13] \*/
- #define **WM8325\_GP4\_OTP\_PULL\_WIDTH** ( 2) /\* GP4\_PULL - [14:13] \*/
- #define **WM8325\_GP4\_OTP\_INT\_MODE** (0x1000) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_OTP\_INT\_MODE\_MASK** (0x1000) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_OTP\_INT\_MODE\_SHIFT** ( 12) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_OTP\_INT\_MODE\_WIDTH** ( 1) /\* GP4\_INT\_MODE \*/
- #define **WM8325\_GP4\_OTP\_PWR\_DOM** (0x0800) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_OTP\_PWR\_DOM\_MASK** (0x0800) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_OTP\_PWR\_DOM\_SHIFT** ( 11) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_OTP\_PWR\_DOM\_WIDTH** ( 1) /\* GP4\_PWR\_DOM \*/
- #define **WM8325\_GP4\_OTP\_POL** (0x0400) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_OTP\_POL\_MASK** (0x0400) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_OTP\_POL\_SHIFT** ( 10) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_OTP\_POL\_WIDTH** ( 1) /\* GP4\_POL \*/
- #define **WM8325\_GP4\_OTP\_OD** (0x0200) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_OTP\_OD\_MASK** (0x0200) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_OTP\_OD\_SHIFT** ( 9) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_OTP\_OD\_WIDTH** ( 1) /\* GP4\_OD \*/
- #define **WM8325\_GP4\_OTP\_ENA** (0x0100) /\* GP4\_ENA \*/
- #define **WM8325\_GP4\_OTP\_ENA\_MASK** (0x0100) /\* GP4\_ENA \*/



- #define **WM8325\_GP4\_OTP\_ENA\_SHIFT** ( 8) /\* GP4\_ENA \*/
- #define **WM8325\_GP4\_OTP\_ENA\_WIDTH** ( 1) /\* GP4\_ENA \*/
- #define **WM8325\_GP4\_OTP\_FN\_MASK** (0x00F0) /\* GP4\_FN - [7:4] \*/
- #define **WM8325\_GP4\_OTP\_FN\_SHIFT** ( 4) /\* GP4\_FN - [7:4] \*/
- #define **WM8325\_GP4\_OTP\_FN\_WIDTH** ( 4) /\* GP4\_FN - [7:4] \*/
- #define **WM8325\_LED1\_OTP\_SRC\_MASK** (0x000C) /\* LED1\_SRC - [3:2] \*/
- #define **WM8325\_LED1\_OTP\_SRC\_SHIFT** ( 2) /\* LED1\_SRC - [3:2] \*/
- #define **WM8325\_LED1\_OTP\_SRC\_WIDTH** ( 2) /\* LED1\_SRC - [3:2] \*/
- #define **WM8325\_LED2\_OTP\_SRC\_MASK** (0x0003) /\* LED2\_SRC - [1:0] \*/
- #define **WM8325\_LED2\_OTP\_SRC\_SHIFT** ( 0) /\* LED2\_SRC - [1:0] \*/
- #define **WM8325\_LED2\_OTP\_SRC\_WIDTH** ( 2) /\* LED2\_SRC - [1:0] \*/
- #define **WM8325\_GP5\_OTP\_DIR** (0x8000) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_OTP\_DIR\_MASK** (0x8000) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_OTP\_DIR\_SHIFT** ( 15) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_OTP\_DIR\_WIDTH** ( 1) /\* GP5\_DIR \*/
- #define **WM8325\_GP5\_OTP\_PULL\_MASK** (0x6000) /\* GP5\_PULL - [14:13] \*/
- #define **WM8325\_GP5\_OTP\_PULL\_SHIFT** ( 13) /\* GP5\_PULL - [14:13] \*/
- #define **WM8325\_GP5\_OTP\_PULL\_WIDTH** ( 2) /\* GP5\_PULL - [14:13] \*/
- #define **WM8325\_GP5\_OTP\_INT\_MODE** (0x1000) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_OTP\_INT\_MODE\_MASK** (0x1000) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_OTP\_INT\_MODE\_SHIFT** ( 12) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_OTP\_INT\_MODE\_WIDTH** ( 1) /\* GP5\_INT\_MODE \*/
- #define **WM8325\_GP5\_OTP\_PWR\_DOM** (0x0800) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_OTP\_PWR\_DOM\_MASK** (0x0800) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_OTP\_PWR\_DOM\_SHIFT** ( 11) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_OTP\_PWR\_DOM\_WIDTH** ( 1) /\* GP5\_PWR\_DOM \*/
- #define **WM8325\_GP5\_OTP\_POL** (0x0400) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_OTP\_POL\_MASK** (0x0400) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_OTP\_POL\_SHIFT** ( 10) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_OTP\_POL\_WIDTH** ( 1) /\* GP5\_POL \*/
- #define **WM8325\_GP5\_OTP\_OD** (0x0200) /\* GP5\_OD \*/
- #define **WM8325\_GP5\_OTP\_OD\_MASK** (0x0200) /\* GP5\_OD \*/
- #define **WM8325\_GP5\_OTP\_OD\_SHIFT** ( 9) /\* GP5\_OD \*/
- #define **WM8325\_GP5\_OTP\_OD\_WIDTH** ( 1) /\* GP5\_OD \*/
- #define **WM8325\_GP5\_OTP\_ENA** (0x0100) /\* GP5\_ENA \*/
- #define **WM8325\_GP5\_OTP\_ENA\_MASK** (0x0100) /\* GP5\_ENA \*/
- #define **WM8325\_GP5\_OTP\_ENA\_SHIFT** ( 8) /\* GP5\_ENA \*/
- #define **WM8325\_GP5\_OTP\_ENA\_WIDTH** ( 1) /\* GP5\_ENA \*/
- #define **WM8325\_GP5\_OTP\_FN\_MASK** (0x00F0) /\* GP5\_FN - [7:4] \*/
- #define **WM8325\_GP5\_OTP\_FN\_SHIFT** ( 4) /\* GP5\_FN - [7:4] \*/
- #define **WM8325\_GP5\_OTP\_FN\_WIDTH** ( 4) /\* GP5\_FN - [7:4] \*/
- #define **WM8325\_GP6\_OTP\_DIR** (0x8000) /\* GP6\_DIR \*/
- #define **WM8325\_GP6\_OTP\_DIR\_MASK** (0x8000) /\* GP6\_DIR \*/
- #define **WM8325\_GP6\_OTP\_DIR\_SHIFT** ( 15) /\* GP6\_DIR \*/
- #define **WM8325\_GP6\_OTP\_DIR\_WIDTH** ( 1) /\* GP6\_DIR \*/
- #define **WM8325\_GP6\_OTP\_PULL\_MASK** (0x6000) /\* GP6\_PULL - [14:13] \*/
- #define **WM8325\_GP6\_OTP\_PULL\_SHIFT** ( 13) /\* GP6\_PULL - [14:13] \*/



- #define WM8325\_GP6\_OTP\_PULL\_WIDTH ( 2) /\* GP6\_PULL - [14:13] \*/
- #define WM8325\_GP6\_OTP\_INT\_MODE (0x1000) /\* GP6\_INT\_MODE \*/
- #define WM8325\_GP6\_OTP\_INT\_MODE\_MASK (0x1000) /\* GP6\_INT\_MODE \*/
- #define WM8325\_GP6\_OTP\_INT\_MODE\_SHIFT ( 12) /\* GP6\_INT\_MODE \*/
- #define WM8325\_GP6\_OTP\_INT\_MODE\_WIDTH ( 1) /\* GP6\_INT\_MODE \*/
- #define WM8325\_GP6\_OTP\_PWR\_DOM (0x0800) /\* GP6\_PWR\_DOM \*/
- #define WM8325\_GP6\_OTP\_PWR\_DOM\_MASK (0x0800) /\* GP6\_PWR\_DOM \*/
- #define WM8325\_GP6\_OTP\_PWR\_DOM\_SHIFT ( 11) /\* GP6\_PWR\_DOM \*/
- #define WM8325\_GP6\_OTP\_PWR\_DOM\_WIDTH ( 1) /\* GP6\_PWR\_DOM \*/
- #define WM8325\_GP6\_OTP\_POL (0x0400) /\* GP6\_POL \*/
- #define WM8325\_GP6\_OTP\_POL\_MASK (0x0400) /\* GP6\_POL \*/
- #define WM8325\_GP6\_OTP\_POL\_SHIFT ( 10) /\* GP6\_POL \*/
- #define WM8325\_GP6\_OTP\_POL\_WIDTH ( 1) /\* GP6\_POL \*/
- #define WM8325\_GP6\_OTP\_OD (0x0200) /\* GP6\_OD \*/
- #define WM8325\_GP6\_OTP\_OD\_MASK (0x0200) /\* GP6\_OD \*/
- #define WM8325\_GP6\_OTP\_OD\_SHIFT ( 9) /\* GP6\_OD \*/
- #define WM8325\_GP6\_OTP\_OD\_WIDTH ( 1) /\* GP6\_OD \*/
- #define WM8325\_GP6\_OTP\_ENA (0x0100) /\* GP6\_ENA \*/
- #define WM8325\_GP6\_OTP\_ENA\_MASK (0x0100) /\* GP6\_ENA \*/
- #define WM8325\_GP6\_OTP\_ENA\_SHIFT ( 8) /\* GP6\_ENA \*/
- #define WM8325\_GP6\_OTP\_ENA\_WIDTH ( 1) /\* GP6\_ENA \*/
- #define WM8325\_GP6\_OTP\_FN\_MASK (0x00F0) /\* GP6\_FN - [7:4] \*/
- #define WM8325\_GP6\_OTP\_FN\_SHIFT ( 4) /\* GP6\_FN - [7:4] \*/
- #define WM8325\_GP6\_OTP\_FN\_WIDTH ( 4) /\* GP6\_FN - [7:4] \*/
- #define WM8325\_SYSOK\_OTP\_THR\_MASK (0x000E) /\* SYSOK\_THR - [3:1] \*/
- #define WM8325\_SYSOK\_OTP\_THR\_SHIFT ( 1) /\* SYSOK\_THR - [3:1] \*/
- #define WM8325\_SYSOK\_OTP\_THR\_WIDTH ( 3) /\* SYSOK\_THR - [3:1] \*/
- #define WM8325\_ICE\_VALID\_DATA\_MASK (0xFFFF) /\* ICE\_VALID\_DATA - [15:0] \*/
- #define WM8325\_ICE\_VALID\_DATA\_SHIFT ( 0) /\* ICE\_VALID\_DATA - [15:0] \*/
- #define WM8325\_ICE\_VALID\_DATA\_WIDTH ( 16) /\* ICE\_VALID\_DATA - [15:0] \*/

### 5.7.1 Detailed Description

Definitions and types needed by the WM8325 Power Management Driver API.

#### Copyright

All code copyright Movidius Ltd 2012, all rights reserved For License Warranty see-  
: common/license.txt

### 5.7.2 Macro Definition Documentation

#define WM8325\_GPIO\_NORMAL\_IN\_MODE

**Value:**

```
(WM8325_GPx_DIR_IN | \
WM8325_GPx_NO_PULL | \
WM8325_GPx_INT_MODE_POL_LEVEL | \
WM8325_GPx_PWR_DOM_DBVDD | \
WM8325_GPx_POL_NORMAL | \
WM8325_GPx_OD_CMOS | \
WM8325_GPx_ENABLE | \
WM8325_GPx_FN_GPIO)
```

```
#define WM8325_GPIO_NORMAL_OUT_MODE
```

**Value:**

```
(WM8325_GPx_DIR_OUT | \
WM8325_GPx_NO_PULL | \
WM8325_GPx_INT_MODE_POL_LEVEL | \
WM8325_GPx_PWR_DOM_DBVDD | \
WM8325_GPx_POL_NORMAL | \
WM8325_GPx_OD_CMOS | \
WM8325_GPx_ENABLE | \
WM8325_GPx_FN_GPIO)
```

## 5.8 osDrivers/include/OsADV7513.h File Reference

IC Driver for the HDMI ADV7513 chip.

```
#include <rtems.h>
#include <rtems/libi2c.h>
#include <mv_types.h>
```

### Macros

- `#define ADV7513_NAME "adv7513"`
- `#define ADV7513_SLAVE_ADDRESS 0x39`

### Typedefs

- `typedef enum ADV7513ConfigMode_t ADV7513ConfigMode_t`

### Enumerations

- `enum ADV7513ConfigMode_t { ADV7513_CFG_DEFAULT = 0, ADV7513_CFG_720P30 = 1, ADV7513_CFG_1080P60 = 2 }`

### Variables

- `const rtems_libi2c_drv_t adv7513ProtocolDrvTbl`

### 5.8.1 Detailed Description

IC Driver for the HDMI ADV7513 chip.

#### Copyright

All code copyright Movidius Ltd 2014, all rights reserved. For License Warranty see: [common/license.txt](#)

## 5.9 osDrivers/include/OsEEPROM.h File Reference

MV0182 R4 =< EEPROM driver.

```
#include <rtems.h>
#include <rtems/libi2c.h>
#include <mv_types.h>
```

#### Data Structures

- struct [osEEPROMDev\\_t](#)

#### Variables

- const rtems\_libi2c\_drv\_t **eeepromDrvTbl**

### 5.9.1 Detailed Description

MV0182 R4 =< EEPROM driver.

#### Copyright

All code copyright Movidius Ltd 2015, all rights reserved. For License Warranty see: [common/license.txt](#)

## 5.10 osDrivers/include/OsImx208.h File Reference

```
#include <rtems.h>
#include <rtems/libi2c.h>
#include <mv_types.h>
```

#### Variables

- const rtems\_libi2c\_drv\_t **imx208ProtocolDrvTbl**

### 5.10.1 Detailed Description

#### Copyright

All code copyright Movidius Ltd 2016, all rights reserved. For License Warranty see: common/license.txt

## 5.11 osDrivers/include/OsImx214.h File Reference

```
#include <rtems.h>
#include <rtems/libi2c.h>
#include <mv_types.h>
```

#### Macros

- #define **IMX214\_I2C\_ADDR** (0x20 >> 1)

#### Variables

- const rtems\_libi2c\_drv\_t **imx214ProtocolDrvTbl**

### 5.11.1 Detailed Description

#### Copyright

All code copyright Movidius Ltd 2016, all rights reserved. For License Warranty see: common/license.txt

## 5.12 osDrivers/include/OsOv7750.h File Reference

IC Driver for the HDMI ADV7513 chip.

```
#include <rtems.h>
#include <rtems/libi2c.h>
#include <mv_types.h>
```

#### Variables

- const rtems\_libi2c\_drv\_t **ov7750ProtocolDrvTbl**
- const rtems\_libi2c\_drv\_t **ov7750BroadcastProtocolDrvTbl**

### 5.12.1 Detailed Description

IC Driver for the HDMI ADV7513 chip.

## Copyright

All code copyright Movidius Ltd 2014, all rights reserved. For License Warranty see:  
[common/license.txt](#)



# Index

[adv7513ElementType](#), [6](#)

[config\\_element\\_type](#), [6](#)

[DrvMcp3424.h](#)

[Mcp3424ApplyCustomConfig](#), [11](#)

[Mcp3424Init](#), [11](#)

[Mcp3424ReadChannelOneShot](#), [11](#)

[Mcp3424SampleAdcResult](#), [12](#)

[include/DrvADV7513.h](#), [8](#)

[include/DrvADV7513Configs.h](#), [8](#)

[include/DrvCDCEL.h](#), [9](#)

[include/DrvCdcelConfigs.h](#), [10](#)

[include/DrvMcp3424.h](#), [10](#)

[include/DrvMcp3424Defines.h](#), [12](#)

[include/DrvWm8325Defines.h](#), [13](#)

[Mcp3424ApplyCustomConfig](#)

[DrvMcp3424.h](#), [11](#)

[Mcp3424Init](#)

[DrvMcp3424.h](#), [11](#)

[Mcp3424ReadChannelOneShot](#)

[DrvMcp3424.h](#), [11](#)

[Mcp3424SampleAdcResult](#)

[DrvMcp3424.h](#), [12](#)

[osDrivers/include/OsADV7513.h](#), [76](#)

[osDrivers/include/OsEEPROM.h](#), [77](#)

[osDrivers/include/OsImx208.h](#), [77](#)

[osDrivers/include/OsImx214.h](#), [78](#)

[osDrivers/include/OsOv7750.h](#), [78](#)

[osEEPROMDev\\_t](#), [6](#)

[tyMcp3424Config](#), [6](#)

[tyMcp3424Handle](#), [7](#)