Consolidate RISCV-VP with CHI bus


model information

- This model consolidates RISCV-VP(a simulated riscv cpu core) with a bus and a memory to a SoC system under CHI protocol.
- All components are connected by systemC and TLM2.0 interface.

components

- RISCV-VP: A simulated cpu core of riscv architecture. It fetches instructions from inner instruction memory, decoding and executing them.
- bridge-rn : A CHI cache. It transforms vp's transactions to CHI transactions, which is supported by CHI bus.
- CHI_ICN_TLM: A CHI bus. It receives transactions from bridge-rn and initiates CHI transactions to sn_tlm. All CHI transactions keep cache coherency.
- sn_tlm(slave node): A CHI node. It receives CHI transactions and transforms them to non-chi form. Then it initiates transformed requests to downstream memory.
- mem_tlm: A simulated memory module. It receives non-CHI TLM generic payload and serves as a common memory.

• the full model looks like this



environment dependency

- os: ubuntu 20.04 or higher
- compiler : gcc >= 7.5
- boost library

get model

```
sudo apt-get install libboost-all-dev
git clone https://github.com/CharlesChenGitHub/cofluent_soc_plf_tlm.git
git branch -b riscv-vp origin/riscv-vp
```

the model is under chi_icn_Sys/

run model

- first, open model folder(chi_icn_Sys/) in your workspace
- riscv-vp reads program from external/lib, you can change the path of test program at external/src/riscv_vp_adapter.cpp,line 87

```
//change the program path to be runned by vp here
loader("../../external/lib/basic_c_test"),
//
```

#the test program must be compiled by riscv32-unknown-e1f-gcc, which is provided by https://github.com/riscv/riscv-gnu-toolchain


• open chi_icn_Sys/models/chi_icn_SysSys.cf_sys_dg

· directly generate and build



• create Run Configuration and run





• NOTE

depending on the program you are running, the specified simulation time in cofrun.json may not be long enough. For example, the program takes 5690ns simulate time, but the "simulationDuration" option in cofrun.json may be shorter than it. Then the test program cannot get the expected result. So you need to modify "simulationDuration" in cofrun.json to adapt it to the model.

```
RN[0 ] -> HN[20]: 000100c0 Evict
56/0 ns
5670 ns
           HN[20] -> XN[0 ]: 00000000 RetryAck
5670 ns
           HN[20] -> XN[0]: 00000000 PCrdGrant
5670 ns
           RN[0 ] -> HN[20]: 000100c0 Evict
5670 ns
           HN[20] -> XN[0]: 00000000 Comp
5670 ns
           RN[0] -> HN[20]: 01ffffc0 ReadShared
5670 ns
           HN[20] -> XN[10]: 01ffffc0 ReadNoSnp
5670 ns
           SN[10] -> HN[20]: 00000000 RetryAck
5670 ns
           SN[10] -> HN[20]: 00000000 PCrdGrant
5670 ns
           HN[20] -> XN[10]: 01ffffc0 ReadNoSnp
5670 ns
           SN[10] -> HN[20]: 00000000 CompData
5670 ns
           HN[20] -> XN[0 ]: 00000000 CompData
           RN[0] -> HN[20]: 01ffffc0 CompAck
5670 ns
5690 ns
           RN[0] -> HN[20]: 01ffffc0 Evict
           HN[20] -> XN[0 ]: 00000000 RetryAck
5690 ns
           HN[20] -> XN[0]: 00000000 PCrdGrant
5690 ns
5690 ns
           RN[0 ] -> HN[20]: 01ffffc0 Evict
5690 ns
           HN[20] -> XN[0]: 00000000 Comp
5690 ns
           RN[0 ] -> HN[20]: 000100c0 ReadShared
           HN[20] -> XN[10]: 000100c0 ReadNoSnp
5690 ns
```

expected output

when running, the console shows the CHI transactions by CHI bus, the risc-v assemble instructions by riscv-vp, like:

```
-> HN[20]: 00010100 ReadShared

-> XN[0]: 00000000 RetryAck

-> XN[0]: 00000000 PCrdGrant

-> HN[20]: 00010100 ReadShared

-> XN[10]: 00010100 ReadNoSnp
                       HN[20]
0 s
0 s
0 s
0 s
0 s
0 s
                       HN[20]
                       RN[0]
HN[20]
                       SN[10]
SN[10]
HN[20]
                                       -> HN[20]: 00000000 RetryAck
-> HN[20]: 00000000 PCrdGrant
-> XN[10]: 00010100 ReadNoSnp
                       NN[10] -> HN[20]: 00000000 CompData
HN[20] -> XN[0]: 00000000 CompData
RN[0] -> HN[20]: 00010100 CompAck
0 s
                 50 ns
50 ns
50 ns
80 ns
80 ns
                       HN[20]
RN[0]
HN[20]
SN[10]
80 ns
80 ns
                                       -> HN[20]: 00000000 RetryAck
-> HN[20]: 00000000 PCrdGrant
-> XN[10]: 01ffffc0 ReadNoSnp
80 ns
                       SN[10]
HN[20]
80 ns
                                       -> HN[20]: 00000000 CompData
-> XN[0]: 00000000 CompData
-> HN[20]: 01ffffc0 CompAck
                        SN[10]
                       HN[20]
RN[0]
80 ns
80 ns
                   prv 3: pc 1007c: SW sp (x2), s0/fp(x8), 0x18
RN[0] -> HN[20]: 00010080 ReadShared
HN[20] -> XN[10]: 00010080 ReadNoSnn
130 ns
```

finally, it prints vp state at end state of the program:

```
=[ core : 0 ]======
simulation time: 5810 ns
zero (x0) =
ra (x1) =
                              10130
                         1fffffc
0
0
         (x3) = (x4) =
gp
tp
t0
t1
t2
         (x6) =
(x7) =
                                      0
0
s0/fp(x8) =
                                      0
0
0
s1
a0
a1
        (x9) = (x10) =
a2
a3
a4
a5
a6
a7
s2
s3
s4
s5
s6
        (x12) =
(x13) =
                                      0
0
        (x14) =
                                    5b
0
        (x15) =
(x16) =
        (x18) =
(x19) =
                                      0
0
0
        (x21) =
(x22) =
                                      0
0
0
        (x23) =
s8
s9
        (x24) =
                                      0
0
0
        (x25) =
        (x26) =
        (x27) =
(x28) =
(x29) =
                                      0
0
0
                                      0
0
t6 (x31) = pc = 10140
num-instr = 164
num-cycles = 312
[info] Shutdown OK
```