

目标代码生成

北京理工大学 计算机学院

Thanks


- Prof. David August, Princeton University
- Keith D. Cooper, Ken Kennedy & Linda Torczon, Rice University
- Harry H. Porter, 2006, COMP36512
- Mohamed Zahran, G22, Compiler Construction, NYU
- Alexander Krolik, COMP 520: Compiler Design

内容




- 概览
- ■目标机和调用惯例
- 一个简单的代码生成器
- 指令选择
- 寄存器分配
- 指令调度
- 窥孔优化


















- 3地址指令(四元式、三元式和间接三元式)
- 逆波兰式
- 图形化的表示 (语法树 / DAG等)

- RISC (寄存器比较多,三地址形式,寻址模式简单)
- CISC (寄存器比较少,量地址形式,多变的寻址模式,指令边长,不同类的寄存器)
- 基于堆栈的机器






LD R0, y ADD R0, R0, z ST x, R0



- 从中间代码到目标代码包括
 - ■指令选择/Instruction selection
 - ■寄存器分配/Register allocation
 - ■指令调度/Instruction scheduling
- 生成最优目标代码的问题通常是NP难
 - 近似算法
 - 启发式算法
 - 保守估计







概览: 指令选择



- 指令选择的复杂度依赖于
 - •IR的层次:
 - 低层次IR有助于生成高效的代码
 - •指令集本身的特点
 - 指令集的一致性和完备性
 - 浮点数需要特定的寄存器
 - •期望生成的目标代码质量
 - INC a / LD R0, a; ADD R0, R0, #1; ST R0, a;

概览:寄存器分配



- 寄存器分配主要涉及
 - 将哪些变量放到寄存器中
 - 分配那个寄存器给一个变量
- •找到最优分配是一个NP-Complete问题
 - 寄存器的组合使用(双精度计算)
 - 为特定指令保留特定寄存器

概览: 指令调度

New York

- 指令的顺序影响执行效率
- 选择最优的顺序是NP-complete





• 一个简化的目标机


Instruction Type	Example		
Load	LD R1, x		
Store	ST R1, x		
Computation	SUB R1, R2, R3		
Unconditional Jump	BR main		
Conditional Jump	BLTZ R1, main		

Addressing Mode	Example
Direct	LD R1, 100000
Named / Variable	LD R1, x
Variable Indexed	LD R1, a(R2)
Immediate Indexed	LD R1, 100(R2)
Indirect	LD R1, *100(R2)
Immediate	LD R1, #100



目标机和调用惯例

• 代码生成示例



Optimization and Code Generation are often run together multiple-times.

目标机和调用惯例




- Simple target machine
- Load/store operations
 - LD dst, addr
 - -STx, r
- Computation operations
 - OP dst, src1, src2
- · Jump operations
 - -BRL
- · Conditional jumps
 - Bcond r, L
- Byte addressable
- n registers: R0, R1, ... Rn-1

- Addressing modes
 - variable name
 - -a(r) means contents(a + contents(r))
 - *a(r) means:
 contents(contents(a + contents(r)))
 - immediate: #constant (e.g. LD R1, #100)

目标机和调用惯例

• MIPS 内存布局和寄存器使用

Number	Name	Purpose	
\$0	\$0	Always 0	
\$1	\$at	The Assembler Temporary used by the assembler in expanding	
\$2-\$3	\$v0-\$v1	pseudo-ops. These registers contain the <i>Returned Value</i> of a subroutine; if the value is 1 word only \$v0 is significant.	
\$4-\$7	\$a0-\$a3	The <i>Argument</i> registers, these registers contain the first 4 argument values for a subroutine call.	
\$8-\$15,\$24,\$25	\$t0-\$t9	The Temporary Registers.	
\$16-\$23	\$s0-\$s7	The Saved Registers.	
\$26-\$27	\$k0-\$k1	The Kernel Reserved registers. DO NOT USE.	
\$28	\$gp	The Globals Pointer used for addressing static global variables.	
# 2 0		For now, ignore this.	
\$29	\$sp	The Stack Pointer.	
\$30	\$fp (or \$s8)	The Frame Pointer, if needed (this was discussed briefly in	
		lecture). Programs that do not use an explicit frame pointer	
		(e.g., everything assigned in ECE314) can use register \$30 as	
		another saved register. Not recommended however.	
\$31	\$ra	The Return Address in a subroutine call.	







- MIPS (MARS模拟器)示例代码
 - 输出Hello World

```
# Purpose: First program, Hello World
.text
                         # Define the program instructions.
main:
                         # Label to define the main program.
    li $v0,4
                         # Load 4 into $v0 to indicate a print string.
    la $a0, greeting
                         # Load the address of the greeting into $a0.
    syscall
                         # Print greeting. The print is indicated by
                         # $v0 having a value of 4, and the string to
                         # print is stored at the address in $a0.
    li $v0, 10
                        # Load a 10 (halt) into $v0.
    syscall
                        # The program ends.
.data
                         # Define the program data.
greeting: .asciiz "Hello World" #The string to print.
                      Program 2-1: Hello World program
```





• MIPS (MARS模拟器)示例代码

.asciiz "\nYou typed the string: "

•读入字符串并输出

prompt:


output:

```
输出提示信息
main:
   # Prompt for the string to enter
   li $v0, 4
   la $a0, prompt
                                                    读输入字符串
   syscall
   # Read the string.
   li $v0, 8
   la $a0, input
   lw $a1, inputSize
                                                    输出提示信息
   syscall
   # Output the text
   li $v0, 4
   la $a0, output
                                                    输出提示信息
   syscall
   # Output the number
   li $v0, 4
   la $a0, input
                                                    终止程序运行
   syscall
   # Exit the program
   li $v0, 10
   syscall
.data
input:
         .space 81
inputSize: .word 80
         .asciiz "Please enter an string: "
```





• MIPS活动记录







- 针对每个基本块完成代码生成
- 假设只有唯一的目标机指令选择方案
- 基本过程
 - 遍历基本块中的每个三地址指令
 - 确定需要将哪些操作对象加载到寄存器
 - 生成从内存加载到寄存器的指令
 - 生成计算指令
 - 生成必要的写回指令(从寄存器到内存)



- •翻译过程中的辅助信息
 - 哪些变量的值保存在寄存器里面? 以及是哪个寄存器?
 - 与变量相关联的存储位置是否保存有最新的值?
- ■翻译过程中的辅助数据结构
 - 寄存器描述符: 用于记录每个寄存器当前存储的变量
 - 地址描述符: : 用于记录每个程序变量最新值的存储 位置(内存或寄存器)



- 假设有足够多的寄存器(暂时不考虑寄存器分配的问题)
- getReg(I) 函数
 - Input: 三地址指令I
 - Output: 指令I中操作数对应的寄存器
 - •该函数可以访问所有的寄存器描述符和变量描述符



- 对于三地址指令: *x*=*y*+*z*
 - 使用getReg(x = y + z)为x、y和z选择寄存器,假设对应的寄存器为 R_x 、 R_y 和 R_z
 - 如果y不在 R_y 中(根据 R_y 的寄存器描述符判断),生成指令: LDR_y , Addr(y)
 - 如果z不在 R_z 中(根据 R_z 的寄存器描述符判断),生成指令: LDR_z , Addr(z)
 - 生成指令: $ADD R_x, R_y, R_z$
 - 将R_x从其他变量(除x以外)的描述符中删除
 - 基本块结束时,如果x的最新值不在内存里,则生成: STAddr(x), R_x



- 寄存器和地址描述符管理
 - •针对load指令: LD R, Addr(x)
 - 将寄存器**R**的描述符设置为持有**x**
 - 将变量x的变量描述符中增加R,表示值也在寄存器R中
 - •针对store指令: ST Addr(x), R
 - 将变量**X**的变量描述符中增加对应的内存位置,表示值也 在内存中



- 寄存器和地址描述符管理
 - •针对三地址代码: x=y,
 - getReg始终为x和y分配相同的寄存器
 - 生成加载y的指令: LD R_y, Addr(y)
 - · 将x添加到寄存器R_v的描述符中
 - ·修改x的描述符使得该描述符只包含Ry



R1	R2	R3	a	b	С	d	t	u	v
			a	b	Ċ	d			
a	t		a, R1	b	С	d	R2		

For the instruction LD R, x

- (a) Change the register descriptor for register R so it holds only x.
- (b) Change the address descriptor for x by adding register R as an additional location.

For an operation such as ADD R_x, R_y, R_z implementing a three-address instruction x = y + z

- (a) Change the register descriptor for R_x so that it holds only x.
- (b) Change the address descriptor for x so that its only location is R_x . Note that the memory location for x is not now in the address descriptor for x.
- (c) Remove R_x from the address descriptor of any variable other than




$$t = a - b$$

$$u = a - c$$

$$v = t + u$$

$$a = d$$

$$d = v + u$$



u = a - c LD R3, c SUB R1, R1, R3


For the instruction LD R, x

- (a) Change the register descriptor for register R so it holds only x.
- (b) Change the address descriptor for x by adding register R as an additional location.

For an operation such as ADD R_x, R_y, R_z implementing a three-address instruction x=y+z

- (a) Change the register descriptor for R_x so that it holds only x.
- (b) Change the address descriptor for x so that its only location is R_x. Note that the memory location for x is not now in the address descriptor for x.
- (c) Remove R_x from the address descriptor of any variable other than x.






For an operation such as ADD R_x , R_y , R_z implementing a three-address instruction x = y + z

- (a) Change the register descriptor for R_x so that it holds only x.
- (b) Change the address descriptor for x so that its only location is R_x . Note that the memory location for x is *not* now in the address descriptor for x.
- (c) Remove R_x from the address descriptor of any variable other than x.








For an operation such as ADD R_x, R_y, R_z implementing a three-address instruction x=y+z

- (a) Change the register descriptor for R_x so that it holds only x.
- (b) Change the address descriptor for x so that its only location is R_x. Note that the memory location for x is not now in the address descriptor for x.
- (c) Remove R_x from the address descriptor of any variable other than x.



ST a, R2 ST d, R1





Ending the basic block: For each variable whose memory location is not up to date generate *ST x, R* (R is the register where x exists at end of the block)

For the instruction ST x, R, change the address descriptor for x to include its own memory location.





- getReg函数实现机制
 - •如果变量x已经在寄存器中,直接返回对应的寄存器
 - •如果y不在寄存器,且有空闲的寄存器,则 返回一个空闲寄存器
 - ·否则选择一个已经占用的寄存器,根据寄存器描述符将对应的变量写回内存,然后返回对应的寄存器。
 Spill

指令选择




- 很多编译器使用树状 IR 表示
 - ■抽象语法树: Abstract syntax trees
 - ·表达式的DAG或者数状表示
- 指令选择就是找到一个机器指令集合实现IR树中的操作
- 每个机器指令可以表示为一个IR树部分-tree pattern
- 指令选择的目标即是为IR树找到一个不重叠的模式覆盖

指令选择



- 基于树的翻译方案



$$R_i \leftarrow + \{ \text{ADD R}i, \text{R}i, \text{R}j \}$$



指令选择: Tree-pattern匹配

Name	Effect	Trees
_	r_i	TEMP
ADD	$r_i \qquad r_j + r_k$	+
MUL	$r_i \qquad r_j \times r_k$	
SUB	$r_i r_j r_k$	
DIV	$r_i r_j / r_k$	
ADDI	$r_i r_j + c$	CONST CONST
SUBI	r_i r_j c	CONST
LOAD	$r_i M[r_j +$	c] MEM MEM MEM MEM MEM I I I CONST CONST




指令选择: Tree-pattern匹配

*	STORE	$M[r_j+c]$ r_i	MOVE MOVE MOVE MOVE MEM MEM MEM MEM I I I I + CONST CONST CONST
	MOVEM	$M[r_j]$ $M[r_i]$	MEM MEM




假设i在寄存器中, x在内存中(活动记录中),则a[i]:=x表示为:






单个节点匹配




9 registers, 10 instructions



• 单个节点匹配











• 单个节点匹配






• 单个节点匹配






• 单个节点匹配




9 registers, 10 instructions

















单个节点匹配




9 registers, 10 instructions




Name	Effect	Trees
_	r_i	TEMP
ADD	$r_i = r_j + r_k$	+
MUL	$r_i = r_j \times r_k$	
SUB	$r_i - r_j - r_k$	
DIV	$r_i r_j / r_k$	
ADDI	$r_i r_j + c$	CONST CONST
SUBI	r_i r_j c	CONST
LOAD	$r_i M[r_j + c]$	MEM MEM MEM MEM I I CONST

>	STORE	$M[r_j+c]$ r_i	MOVE MEM I + CONST CONS	MOVE MEM I	MOVE MEM CONST	MOVE MEM
-	MOVEM	$M[r_j]$ $M[r_i]$	MOVE MEM MEM			



指令选择











• 计算机中的存储层次



Registers

1 cycle

256-8000 bytes



Cache

3 cycles

256k-1M



Main memory 20-100 cycles 32M-16



Disk

0.5-5M cycles 4G-1T

寄存器分配



- 存储层次管理
 - •程序视图中只有内存和磁盘
 - ■程序员负责将数据从磁盘移到内存(文件读写)
 - CPU中硬件负责内存和Cache之间的数据移动
 - •编译器负责内存和寄存器之间的数据移动

寄存器分配



- 寄存器分配问题
 - 通常中间代码会有大量的临时变量,简化了中间代码生成和优化
 - 但是为最终代码生成带来了困难
- ■解决思路
 - 重写中间代码使得每个时刻使用的临时变量比可用寄存器数少
 - 将更多的临时变量分配到同一个寄存器
 - 不改变程序的行为

寄存器分配



- 寄存器分配实例
 - 假设a和e在使用后死亡
 - 变量a对应的寄存器在第二个语句之后会被重用
 - 变量e对应的寄存器在第三个语句之后会被重用
 - ■可以将a、e和f分配给同一个寄存器r1

$$a := c + d$$

 $e := a + b$
 $f := e - 1$
 $r_1 := r_2 + r_3$
 $r_1 := r_1 + r_4$
 $r_1 := r_1 - 1$



The state of the s

寄存器分配: Na ive Allocation

- Na ive Allocation = No Allocation
 - •每次使用时从内存加载,使用完写回
 - 生成大量的访存操作指令

Assignment of frame slots

offset location save sp, -136, spname a = 1;iconst_1 mov 1,R1 [fp-32] st R1, [fp-44] ld [fp-44],R1 [fp-36] istore_1 [fp-40] st R1, [fp-32] b = 13;ldc 13 mov 13,R1 stack [fp-44] st R1, [fp-44] stack 1 istore_2 ld [fp-44],R1 [fp-48] st R1, [fp-36] c = a + b; iload_1 ld [fp-32],R1 st R1, [fp-44] public void foo() { iload_2 ld [fp-36],R1 int a, b, c; st R1, [fp-48] iadd ld [fp-48],R1 ld [fp-44], R2 a = 1: add R2, R1, R1 b = 13: st R1, [fp-44] ld [fp-44],R1 istore_3 c = a + b;st R1, [fp-40] restore return ret

Native code generation





- ·将m个寄存器分配给m个局部变量
- 将n个寄存器分配给n个堆栈位置
- 分配k个临时计算的寄存器
- 将其他的保留在内存中



寄存器分配: Fixed Register Allocation

■假设有6个寄存器(m=n=k=2),寄存器分配方案如下

name	offset	location	register
a	1		R1
b	2		R2
С	3	[fp-40]	
stack	0		R3
stack	1		R4
scratch	0		R5
scratch	1		R6





•相对于No Allocation的改进方案

THE PROPERTY OF THE PARTY OF TH	- 55	1				save sp,-136,sp
name	offset	location	register	a = 1;	iconst_1	mov 1,R3
a	1		R1		istore_1	mov R3, R1
b	2		R2	b = 13;	1dc 13	mov 13, R3
С	3	[fp-40]			istore_2	mov R3, R2
stack	0		R3	c = a + b;	iload_1	mov R1, R3
stack	1		R4		iload_2	mov R2, R4
Stack	1		K4		iadd	add R3, R4, R3
scratch	0		R5		istore_3	st R3, [fp-40]
scratch	1		R6		return	restore
						ret





- 在基本块开始时加载,结束时写回
- 基本块内部按需分配
- 根据每个指令更新寄存器和变量描述符
 - 每个描述符可能的取值{ ⊥, mem, Ri, mem & Ri}

a	R2
b	mem
С	mem&R4
s_0	R1
s_1	Т

变量描述符


R1	s_0
R2	a
R3	
R4	С
R5	


寄存器描述符





- •基本块汇合寄存器怎么处理?
 - 每个基本块结束的时候写回









save sp,-136, sp

R1	上
R2	上
R3	
R4	
R5	T

a	mem
b	mem
С	mem
s_0	
s_1	Τ.

iconst_1 mov 1,R1

R1	s_0
R2	
R3	
R4	
R5	

a	mem
b	mem
С	mem
s_0	R1
s_1	

istore_1 mov R1,R2

R1	上
R2	a
R3	
R4	
R5	

a	R2
b	mem
С	mem
s_0	
s_1	

ldc 13 mov 13,R1

R1	s_0	
R2	a	
R3		
R4		
R5		

a	R2	
b	mem	
С	mem	
s_0	R1	
s_1		

istore_2 mov R1,R3

R1	工
R2	a
R3	b
R4	
R5	

a	R2	
b	R3	
С	mem	
s_0		
s_1		

寄存器分配: 局部寄存器分配(基本块)



iload 1 mov R2,R1

R1	s_0	
R2	a	
R3	b	
R4		
R5		

R2 R3 C mem s_0 R1 s_1 ⊥

iload_2 mov R3,R4

R1	s_0	
R2	a	
R3	b	
R4	s_1	
R5		

a	R2
b	R3
С	mem
s_0	R1
s_1	R4

iadd

add R1,R4,R1

R1	s_0
R2	a
R3	b
R4	
R5	

a	R2	
b	R3	
С	mem	
s_0	R1	
s_1		

istore_3 st R1,R4

R1	
R2	a
R3	b
R4	С
R5	

R3 R4 s_0 \perp

return

st R2, [fp-32] st R3, [fp-36] st R4, [fp-40]

R1	
R2	
R3	
R4	1
R5	

mem mem C mem \perp s_0

restore

ret

寄存器分配:线性扫描




- Live Ranges and Live Intervals
 - •一个变量在程序中某个点是活跃的是指该变量再次被赋值之前会被读
 - •一个变量的Live range是指该变量活跃的程序点集
 - 一个变量的Live interval是指该变量在中间 代码层包含live range的最小区间
 - 是中间代码上定义的,不是CFG上
 - · 没有live range精确,但是易于计算和使用





Live Ranges and Live Intervals


```
e = d + a
f = b + c
f = f + b
IfZ e Goto _L0
d = e + f
Goto _L1;
_L0:
    d = e - f
_L1:
    g = d
```








Live Ranges and Live Intervals








- 已知所有变量的活跃区间,可以使用 简单的贪心算法完成寄存器分配
- 基本思路
 - 记录每个程序点上哪个寄存器是空闲的
 - 当遇到一个新的活跃区间的开始时,为 该区间对应的变量分配一个寄存器
 - 当一个活跃区间结束时,释放对应的寄存器
 - 有可能会出现寄存器不够用的情况

















Free Registers

\mathbf{R}_{0}	$\mathbf{R_1}$	\mathbf{R}_{2}	\mathbf{R}_3
------------------	----------------	------------------	----------------








Free Registers

 $\mathbf{R}_0 \mid \mathbf{R}_1 \mid \mathbf{R}_2 \mid \mathbf{R}_3$




寄存器分配:线性扫描



Free Registers








Free Registers

 $\mathbf{R_0} \mid \mathbf{R_1} \mid \mathbf{R_2} \mid \mathbf{R_2}$



寄存器分配:线性扫描




Free Registers


$\mathbf{R_0}$	\mathbf{R}_{1}	\mathbf{R}_{2}	R_2
----------------	------------------	------------------	-------



寄存器分配:线性扫描








Free Registers

R	R,	R ₂	R ₂
U	1	4	






Free Registers

\mathbf{R}_{0}	\mathbf{R}_{1}	\mathbf{R}_2	\mathbf{R}_2		







Free Registers

 $\mathbf{R_0}$ $\mathbf{R_1}$ $\mathbf{R_2}$ $\mathbf{R_3}$











Free Registers

D	D	D	D
\mathbf{R}_{α}	K.	\mathbf{R}_{α}	\mathbf{R}_{α}
0	1	2	3













- 寄存器 Spilling
 - •如果找不到一个可用寄存器给变量v,需要将 一个变量spill到内存
 - 一个变量spilled之后,存储在内存而非寄存器中
 - 基本过程
 - 选择寄存器作为spill的目标并将其内容写回内存
 - 将变量v从内存load到寄存器
 - 对变量v进行操作
 - ·将变量v的值从寄存器写回内存
 - 重新load寄存器原来的变量的值














Free Registers $R_0 R_1 R_2$




- Basic Register Allocation Idea
 - The value in a dead temporary is not needed for the rest of the computation
 - A dead temporary can be reused

Basic rule:

- Temporaries t_1 and t_2 can share the same register if at any point in the program at most one of t_1 or t_2 is live!




Compute live variables for each point:





- The Register Interference Graph
 - Two temporaries that are live simultaneously cannot be allocated in the same register
 - We construct an undirected graph
 - A node for each temporary
 - An edge between t_1 and t_2 if they are live simultaneously at some point in the program
 - This is the register interference graph (RIG)
 - Two temporaries can be allocated to the same register if there is no edge connecting them

Register Interference Graph



- E.g., b and c cannot be in the same register
- E.g., b and d can be in the same register



- Register Interference Graph
 - 1. It extracts exactly the information needed to characterize legal register assignments
 - 2. It gives a global (i.e., over the entire flow graph) picture of the register requirements
 - 3. After RIG construction the register allocation algorithm is architecture independent



- Graph Coloring
 - A <u>coloring of a graph</u> is an assignment of colors to nodes, such that nodes connected by an edge have different colors
 - A graph is k-colorable if it has a coloring with k colors




- Register Allocation Through Graph Coloring
 - In our problem, colors = registers
 - We need to assign colors (registers) to graph nodes (temporaries)
 - Let k = number of machine registers
 - If the RIG is k-colorable then there is a register assignment that uses no more than k registers

Register Interference Graph




- Graph Coloring
 - Consider the example RIG



- There is no coloring with less than 4 colors
- There are 4-colorings of this graph



Under this coloring the code becomes





- Computing Graph Colorings
 - The remaining problem is to compute a coloring for the interference graph
 - But:
 - 1. This problem is very hard (NP-hard). No efficient algorithms are known.
 - 2. A coloring might not exist for a given number or registers
 - The solution to (1) is to use heuristics
 - We'll consider later the other problem





Graph Coloring Heuristic

- Observation:
 - Pick a node t with fewer than k neighbors in RIG
 - Eliminate t and its edges from RIG
 - If the resulting graph has a k-coloring then so does the original graph

· Why:


- Let c_1, \dots, c_n be the colors assigned to the neighbors of t in the reduced graph
- Since n < k we can pick some color for t that is different from those of its neighbors



- Graph Coloring Heuristic
 - The following works well in practice:
 - Pick a node t with fewer than k neighbors
 - Put t on a stack and remove it from the RIG
 - Repeat until the graph has one node
 - Then start assigning colors to nodes on the stack (starting with the last node added)
 - At each step pick a color different from those assigned to already colored neighbors




- Graph Coloring Example
 - Start with the RIG and with k = 4:



· Remove a and then d




- Graph Coloring Example
 - Now all nodes have fewer than 4 neighbors and can be removed: c, b, e, f






- Graph Coloring Example
 - Start assigning colors to: f, e, b, c, d, a








- What if the Heuristic Fails?
 - What if during simplification we get to a state where all nodes have k or more neighbors?
 - Example: try to find a 3-coloring of the RIG:








- What if the Heuristic Fails?
 - Remove a and get stuck (as shown below)
 - Pick a node as a candidate for spilling
 - A spilled temporary "lives" in memory
 - Assume that f is picked as a candidate








- What if the Heuristic Fails?
 - Remove f and continue the simplification
 - Simplification now succeeds: b, d, e, c








- What if the Heuristic Fails?
 - On the assignment phase we get to the point when we have to assign a color to f
 - We hope that among the 4 neighbors of f we use less than 3 colors ⇒ optimistic coloring






- Spilling
 - Since optimistic coloring failed we must spill temporary f
 - We must allocate a memory location as the home of f
 - Typically this is in the current stack frame
 - Call this address fa
 - Before each operation that uses f, insert
 f := load fa
 - After each operation that defines f, insert store f, fa

- Spilling举例
 - Spilling f之后新的代码



The state of the s

- 重新计算活跃信息
 - Spilling之后的活跃信息






- 重新计算活跃信息
 - •新的活跃信息与以前的比较相近
 - •f是活跃的
 - f := load fa 和下一条指令之间
 - store f, fa和前一条指令之间
 - Spilling減少了f的live range
 - 因此减少了冲突
 - RIG中f的相邻节点也就减少了





- Spilling之后重新计算RIG
 - •主要的改变就是移除那些spilled节点的边
 - •新的IRG中f只与c和d冲突
 - •新的IRG是3-colorable





- Spilling
 - 在找到着色方案之前可能需要多次Spilling
 - 重点在于选择对哪个变量做spilling
 - •可能的启发式信息
 - 对冲突较多的临时变量进行spill
 - 对定义和使用较少的变量进行spill
 - 避免对内存循环中的变量做spill
 - •还有很多其他的启发式信息