- 1. Sti Rt, Rs, Imm
  - a. ALUSrc: 1
  - C. ALUOp: 10
  - e. MemRead: 0
  - g. Memto Reg = 0

- b. Reg Dst : 0
- d. Mem Write: 0
- f. Branch: 0
- h. RegWrite ? 1


- 2. and; Rt, Rs, Imm
- 3. sw Rt, Offs (Rs).
- 4. Since longest operation is lu which needs IM >RRF>Mux-> ALU > DM > Mux -> W RF

400+180+80+150+320+80+180=1390  $f_{MX}=\frac{1}{1390\times10^{-12}}=7.19\times10^{8}$  Hz 400+100+80 =1310 ps

5. Set PC at 0x00080000. Since affected signal has either stuck-at-0 or stuck-at-1 fault. We use instruction addition

if \$50 value is 1, there is stuck-at-0 fault on bit 16 of output of IM. otherwise there is not stuck-at-0 fault.

6.



SW \$V0, 20(\$V1)

for mux (): we don't care its output

mux 32 24 X

mux a): PC+4.

Mux 5: PC+4,

ALU input: 4, 20

Add (input: PC+4, 80. RogWrite: 0.


Add @ input: PC, 4

Read register: 00011

Read register 2: 00010

Write register: Showt care
Write data = doubt care
RogWrite: O.

The we can add a control signal In. Aetermined by ALVop and instruction [5:0]. Add a mux before PC, when control signal of it is I, mux will output data of Read data I. when it is D, mux will output tright value.



8-1). Critical path is Register > Mux > ALV [ Sign > Mux > ALV ]

[00+30+(20=250 ps 100+120=220ps]

control signal can take 250 ps to generate Membrite signal

2) ALVOP is the most critical control signal to generate

quickly. It heeds to generate in 100+30-50=80ps.

critical Reg > ALV : AluSic 100-30=70ps

ALU Op 50 ps

3) clock cycle = Instruction + 
$$4 = 2004$$
.  
 $2004 \times 360 = 72/440 \text{ ps.}$   
 $CPI = \frac{2004}{2000} = 1.002$