```
1. IF: The address of instruction lw $to, -4($sp) is in PC
  ID: The instruction code of lw $to, -4($sp), which is
 EX: RegWrite=1, Mom2Reg=1, Branch=0, MomRegd=1, ALUOp=00, ALUSrc=1
       R[$sp], RE$to]; imme: -4 in 32 bits; Reg Dst = 0.
       Rs=29, Rt=8, Rd=31.
 MEM: Branch=0. Men Nitte=0, Men Read=1, Reg Write=1, Men 2 Reg=1.
          R[$sp]-4. IF//D.Rg/Rtd=8. Input of ALU:-4
        branch address: PC+4-16 AWzero output: (RC$sp]-4)
  WB = MenRead: 1, RegWrite = 1, Mem2Reg = 1
       Value: [$$p]-4., M[R[$$p]-4]
        |F/1D-Reg Re = 8.
2. a, L2, L3 register $3
     Ls, L4. register $6.
  by SN $18, -12($8)
      [w$3,8($18) 2 data hazord in (a).
      nop
      nop
add $6,$3,$3
      or $8,$9,$6
    Then, there will be 8+4=12 clock cycles.
  G SN $18, -12($8)
                         Reg $3 between L2 & L3
     lw$3,8($18)
      nop
      add $6,$3,$3
```

or \$8,\$9,\$6

There will be 6++=10 clock cycles.

d) SN = \$18, -12(\$8) 1W = \$3, 8(\$18) nop add = \$6, \$3, \$3or = \$8, \$9, \$6


Rg \$3 between L2l 23.

 $111=0 \quad 1 \quad 1 \quad .$

There will be 5+4=9 clock cycles.

3. a) |w| \$to, offset (Rs) $\}$ = begin Rd, Rt, offset (Rs). beg \$to, Rt, Li $\}$ Li: ir Rd

by A mux is needed before PC to solect Rd and PC+4
Also, Register needs 3 read output to give Rs, Rt, Rd
ALU to compare whether two inputs are equal and a AND gate are needed control the



c, A control signal of begin is needed

- d) Yes. For example: add \$8, \$9, \$10

 begin \$20, \$8, 0(\$9)

 There will occur hazard for \$8.
- 4. as Since there is no load-Use Data Hazard in the instruction It will run snaessfully.

b). There will be hazard of \$6. of inst 1. & 2.

Thus, in the fourth clock cycle? forwarding unit will give forwarding A: 10; forwarding B: 10 hozard detection will give PC, IF/ID:1, mux before ID/EX: O.

2. There will be hazard of \$6. of inst 1. & 3.

Thus, in the fifth clock cycle:
forwarding unit will give forwarding A: 01, forwarding B:00
hazard detection will give PC, IF/ID:1,

mux before ID/EX: O.

During other dock cycle, hazard detection will always give PC, IF/ID: 1, mux before ID/EX: 0; forwarding unit will always give forwarding A and B: 00.

c) If no forwarding, we have to use hazard detection to add nop instructions. Then, input of MEM/WB. RegWrite EX/MEM. RegRd, ID/EX. RegRs, ID/Ex. RegRt, MEM/Wb. RegRd Ex/MEM. RegWrite should be added and compared in Hazard Petection unit.

eg: Li sub \$6, \$2,\$1 Lz: W \$3,8(\$67 23: W \$2,0(\$6)

> for LI&L2, Ex/MEM. RegRd, ID/EX. RegRs, ID/EX. RegRt EX/MEM. RegWrite.

for L1 & L3, MEM/WB. Reg Write, MEM/WB. Reg Rd ID/EX. Reg Rs., ID/EX. RegRt

new output, for each hazard we detect, we need add one more nop.