Future Electronics - Microsemi Avalanche Development Board

User's Guide

Revision 1.01









Contents

1	Rev	ision ł	History	6
	1.1	Revis	ion 1.0	6
	1.2	Revis	ion 1.01	6
2	Get	ting St	tarted	7
	2.1	Box C	Contents	7
	2.2	Block	CDiagram	8
	2.3	Board	d Overview	8
	2.4	Powe	ering Up the Board	11
3	Inst	allatic	on and Setting	12
	3.1	Softw	vare Settings	12
	3.2	Hard	ware Settings	12
	3.2	.1 F	Power Supply LEDs	12
	3.2	.2 7	Test Points	12
	3.2	.3 F	Power Sources	12
4	Boa	rd Cor	mponents and Operations	14
	4.1	DDR3	Memory Interface	14
	4.2	SPI Se	erial Flash	14
	4.3	Trans	sceivers	15
	4.3	.1 >	KCVR0 Interface	15
	4.3	.2 >	KCVR1 Interface	16
	4.3	.3 1	125-MHz Transceiver Reference Clock	16
	4.4	Micro	osemi PHY (VSC8531)	17
	4.5	Panas	sonic Wi-Fi (PAN9320)	18
	4.6	Micro	ochip ADC (MCP3903)	19
	4.7	Progr	ramming	19
	4.7	.1 F	FTDI	19
	4.8	Syste	m Reset	20
	4.9	50-MI	Hz Oscillator	20
	4.10	User	Interface	21
	4.10	0.1 l	Jser LEDs	21
	4.10	0.2 F	Push-Button Switches	21
	4.10	0.3 I	ive Probes Header	22





	4.10.4	SFP+ Connector	22
	4.10.5	Arduino™ Compatible Expansion Headers	23
	4.10.6	MikroBUS™ Compatible Expansion Headers	24
	4.10.7	PMOD™ Compatible Expansion Connector	25
5	Pin List		26
6	Board C	omponent Placement	27
7	Demo D	esign	28
8	Annend	ix: Programming PolarFire FPGA Using the On-Board FlashPro5	29





Figures

Figure 1 - Avalanche Block Diagram	8
Figure 2 - Avalanche Board	9
Figure 3 - Avalanche Board Power Supply Block diagram	13
Figure 4 - DDR3 Memory Interface	14
Figure 5 - SPI Flash Interface	15
Figure 6 - XCVR0 Interface	15
Figure 7 - XCVR1 Interface	16
Figure 8 - Transceiver Reference Clock	16
Figure 9 - PHY Interface	17
Figure 10 - PAN9320 Block Diagram	18
Figure 11 - Wi-Fi Interface	18
Figure 12 - ADC Interface	19
Figure 13 - FTDI Interface	20
Figure 14 - Reset Circuit	20
Figure 15 - 50-MHz Clock Oscillator	
Figure 16 - Live Probes Header	22
Figure 17 - Silkscreen Top View	27
Figure 18 - Silkscreen Botton View	
Figure 19 - Selecting the On-Board FlashPro5	





Tables

Table 1 - Avalanche Board Components	10
Table 2 - Power Supply LEDs	12
Table 3 - I/O Voltage Rails	12
Table 4 - Wi-Fi LEDs	18
Table 5 - User LEDs	2 1
Table 6 - Push-Button Switches	22
Table 7 - J11 SFP+ Connector Pinout	23
Table 8 - J3 Arduino Connector Pinout	23
Table 9 - J4 Arduino Connector Pinout	24
Table 10 - J6 Arduino Connector Pinout	24
Table 11 - J7 Arduino Connector Pinout	24
Table 12 - J8 MikroBUS Connector Pinout	24
Table 13 - J9 MikroBUS Connector Pinout	25
Table 14 - J5 PMOD Connector Pinout	25





1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 1.0

Revision 1.0 is the first publication of this document.

1.2 Revision 1.01

Based on information in the PolarFire FPGA ES Devices Errata, section 4.9 was updated when using the 50-MHz Oscillator in a design.





2 Getting Started

The Future Electronics - Microsemi Avalanche Development Kit (AVMPF300TS-02-NA/EU) is an RoHS-compliant, cost optimized kit with general-purpose interfaces that enables you to evaluate the basic features of the PolarFire family of FPGAs.

The Avalanche Development Kit supports the following interfaces:

- 2.4 GHz ISM band Wi-Fi module
- 1 GbE
- DDR3 memory
- SFP+ connector with one transceiver lane
- Arduino™ compatible expansion headers
- MikroBUS™ compatible expansion headers
- PMOD™ compatible expansion connector
- UART interface to FTDI device
- SPI interface to SPI flash device

The PolarFire device is programmed using the on-board FlashPro5 programmer. The on-board FlashPro5 programmer is used to develop and debug embedded applications using SoftConsole, Identify, or SmartDebug.

2.1 Box Contents

The Avalanche Development Kit includes the following:

- Future Electronics Microsemi Avalanche Development Board featuring the MPF300TS-1FCG484EES device with 300K logic elements
- 12V / 2A wall-mounted power adapter
- USB-A to Micro B 2.0 cable for UART/JTAG interface to PC
- The Avalanche Development Board Quick Start Guide
- One-year Libero Gold software license





2.2 Block Diagram

The following block diagram shows all the components of the Avalanche Board.




Figure 1 - Avalanche Block Diagram

2.3 Board Overview

The Avalanche Board features a PolarFire MPF300TS-1FCG484EES FPGA with the following capabilities:

- 20-Kb dual-port or two-port LSRAM block with a built-in single error correct double error detect (SECDED) capability
- 64×12 two-port µSRAM block implemented as an array of latches
- 18×18 multiply-accumulate (MACC) block with a pre-adder, a 48-bit accumulator, and an optional 16 deep \times 18 coefficient RO
- ullet Built-in $\mu PROM$, modifiable at program time and readable at run time, for user data storage
- Digest integrity check for FPGA, μPROM, and sNVM
- Low-power features:
 - Low device static power
 - Low inrush current
 - Low power transceivers
 - Unique Flash*Freeze mode
- High-performance communication interfaces





The Avalanche Board supports several standard interfaces, including:

- Microsemi VSC8531 with an RJ45 connector for 10/100/1000 Mbps Ethernet
- One full-duplex transceiver lane connected through SFP+ connector
- DDR3 memory
- 2.4 GHz ISM band using Panasonic PAN9320 Wi-Fi module
- Arduino™ compatible expansion headers
- MikroBUS™ compatible expansion headers
- PMOD™ compatible expansion connector
- One SPI flash device

The following illustration highlights various components of the Avalanche Board.




Figure 2 - Avalanche Board





The following table lists the important components of the Avalanche Board.

Table 1 - Avalanche Board Components





2.4 Powering Up the Board

The Avalanche Board can only be powered up using the 12 V DC jack.





3 Installation and Setting

This section provides information about the software and hardware settings required to run the pre-programmed demo design on the Avalanche Board.

3.1 Software Settings

Download and install the latest release of Microsemi Libero® SoC PolarFire software from the Microsemi website, and register for a free one-year Gold License to the Libero software. The Libero SoC PolarFire installer includes FlashPro5 drivers. For instructions about installing Libero SoC PolarFire and SoftConsole, see the Libero Software Installation and Licensing Guide. For instructions about how to download and install Microsemi DirectCores and driver firmware cores on the PC where Libero SoC is installed, see the Installing IP Cores and Drivers User's Guide.

3.2 Hardware Settings

This section provides information about LEDs, test points and power supply structure on the Avalanche Board.

3.2.1 Power Supply LEDs

The following table lists the power supply LEDs on the Avalanche Board.

LED	Description
LED1	5.0 V rail
LED2	3.3V rail
LED3	5.0 V rail (USB)

Table 2 - Power Supply LEDs

3.2.2 Test Points

The following test points available on the Avalanche Board:

- TP1, TP2: headers
- TP3 to TP18

Refer to the schematic for more details.

3.2.3 Power Sources

The following table lists the key power supplies required for normal operation of the Avalanche Board.

PolarFire Bank	I/O Rail	Voltage
Bank 0, 1	VDD15	1.5 V
Bank 2	3P3V	3.3 V
Bank 3	3P3V	3.3 V
Bank 4	VDD25	2.5 V

Table 3 - I/O Voltage Rails





The following figure shows voltage rails (12 V, 5 V, 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.05 V and 0.9 V) available on the Avalanche Board.




Figure 3 - Avalanche Board Power Supply Block diagram





4 Board Components and Operations

This section describes the key components of the Avalanche Board and provides information about important board operations.

4.1 DDR3 Memory Interface

One 4-Gb DDR3 SDRAM chip is provided to serve as flexible volatile memory for user applications. The DDR3 interface is implemented in HSIO bank0 and bank1.

The DDR3 SDRAM specifications for the PolarFire device are:

• One AS4C256M16D3A-12BIN chip connected in fly-by topology.

Density: 512 MB

• Data rate: DDR3 16-bit up to 133 MHz clock rate

The DDR3 memory can operates up to 1066 MHz with gearing 1:4 for the 133-MHz PolarFire fabric implementing a RISC-V system per example. The default board assembly available for the DDR3 standard has RC terminations.




Figure 4 - DDR3 Memory Interface

For more information, see the Board Level Schematics document (provided separately).

4.2 SPI Serial Flash

The SPI flash specifications for the PolarFire device are:

• Density: 64 Mb

Voltage: 2.7 V to 3.6 V (SST26VF064B)

• Frequency: 104 MHz

• Quantity: 1

SPI mode support : Modes 0 and 3

Dedicated bank: Bank3








Figure 5 - SPI Flash Interface

For more information, see the Board Level Schematics document (provided separately).

4.3 Transceivers

The PolarFire MPF300TS-1FCG484EES device has sixteen transceiver lanes, which can be accessed through a PCB loopback and the SPF+ connector on the board.

4.3.1 XCVR0 Interface

The XCVRO interface has two lanes connected as follows:

• Lanes 0 and 1 are directly routed together to form a loopback

The XCVRO reference clock is routed directly from the 125 MHz differential clock oscillator to the PolarFire device.

The XCVRO TXD pairs are capacitive coupled to the PolarFire device. Serial AC-coupling capacitors are used to provide common-mode voltage independence.

The following figure shows the XCVRO interface of the Avalanche Board.




Figure 6 - XCVRO Interface





4.3.2 XCVR1 Interface

The XCVR1 interface has one lane that is connected to the SFP+ connector. The signals are routed in the PCB as follows:

• Lanes 0 is directly routed to the SFP+ connector.

The XCVR0 reference clock can be used with the XCVR1 interface.

The following figure shows the XCVR1 interface of the Avalanche Board.




Figure 7 - XCVR1 Interface

4.3.3 125-MHz Transceiver Reference Clock

A 125-MHz clock oscillator with an accuracy of +/-50 ppm is available on the board. This clock oscillator is connected to the FPGA fabric to provide transceiver reference clock.

The transceiver supports reference clock connected as follows:

• XCVR 0A reference clock is connected the on-board 125-MHz oscillator.

The following figure shows the XCVR reference clock interface of the Avalanche Board.




Figure 8 - Transceiver Reference Clock





4.4 Microsemi PHY (VSC8531)

The Microsemi VSC8531 device is designed for space-constrained 10/100/1000BASE-T applications. It features integrated, line-side termination to conserve board space, lower EMI, and improve system performance. Additionally, integrated RGMII timing compensation eliminates the need for on-board delay lines.

Microsemi EcoEthernet[™] 2.0 technology supports IEEE 802.3az Energy-Efficient Ethernet (EEE) and power-saving features to reduce power based on link state and cable reach. VSC8531 optimizes power consumption in all link operating speeds and features a Wake-on-LAN (WoL) power management mechanism for bringing the PHY out of a low-power state using designated magic packets.

The following figure shows the PHY interface of the Avalanche Board.




Figure 9 - PHY Interface





4.5 Panasonic Wi-Fi (PAN9320)

The Panasonic PAN9320 is a 2.4 GHz ISM band Wi-Fi-embedded module which includes a wireless radio and an MCU for easy integration of Wi-Fi connectivity into various electronic devices.




Figure 10 - PAN9320 Block Diagram

The following table shows the different status LEDs of the Wi-Fi Module.

Avalanche Board Reference	Description
LED 6	Wireless (Wi-Fi) status, active low
LED 7	Error (active during booting), active low
LED 8	IP connectivity (allocated IP), active low
LED 9	MCU status (heartbeat), active low
LED 10	MCU ready (booting ready), active high

Table 4 - Wi-Fi LEDs

The following figure shows the Wi-Fi Module interface.




Figure 11 - Wi-Fi Interface





4.6 Microchip ADC (MCP3903)

The Microchip MCP3903 is a six-channel Analog Front End (AFE) containing three pairs made out of two synchronous sampling Delta-Sigma Analog-to-Digital Converters (ADC) with PGA, a phase delay compensation block, internal voltage reference, and high-speed 10 MHz SPI compatible serial interface. The converters contain a proprietary dithering algorithm for reduced idle tones and improved THD.

The following figure shows the A/D Converter interface.




Figure 12 - ADC Interface

4.7 Programming

The PolarFire device is programmed using the on-board FlashPro5 programmer. For more information about how to program the device, see Appendix: Programming PolarFire FPGA Using the On-Board FlashPro5, page 29.

4.7.1 FTDI

The key features of the FT4232HL chip are:

- USB 2.0 high-speed (480 Mbps) to UART/MPSSE IC
- Single-chip USB-to-quad serial ports in various configurations
- Entire USB protocol handled on the chip without requiring USB-specific firmware programming
- USB 2.0 high-speed (480 Mbps) and full-speed (12 Mbps) compatibility
- Two multi-protocol synchronous serial engines (MPSSE) on channel A and channel B to simplify synchronous serial protocol (USB to JTAG, I2C, SPI, or bit-bang) design

Note: FTDI chip requires 1.8 V chip core voltage and +3.3 V I/O voltage






Figure 13 - FTDI Interface

The EEPROM that is connected to the FTDI device is programmed so that Port A of the FTDI device is recognized as an embedded FlashPro5.

The FTDI USB to serial device provides four separate interfaces. Port A is used for a JTAG connection to the FPGA, Port C is used as a UART interface to the FPGA. Ports B and D are unused. When connecting a computer to the baseboard, four separate COM ports are recognized. The third port in the group of four will be the UART port. This is important when using a console port program such as HyperTerm or TeraTerm.

4.8 System Reset

DEVRST_N is an input-only reset pad that allows a full reset of the chip to be asserted at any time. The following figure shows a sample reset circuit that uses a Microchip MCP121T-240E/TT device




Figure 14 - Reset Circuit

Note: For the User Reset option, please see section 4.10.2

4.9 50-MHz Oscillator

A 50-MHz clock oscillator with an accuracy of +/-50 ppm is available on the board. This clock oscillator is connected to the FPGA fabric and to Microsemi PHY to provide a system reference clock to both devices.

An on-chip PolarFire phase-locked loop (PLL) can be configured to generate a wide range of high-precision clock frequencies.





The pins number of the 50-MHz oscillator are:

- R1 (GPIO174PB4/CLKIN_W_7/CCC_NW_CLKIN_W_7/CCC_NW_PLL0_OUT0)
- J3 (GPIO215PB4/CLKIN_W_5/CCC_NW_CLKIN_W_5)

Design Note: If you are using J3 as your clock source, *ensure that pin R1 is configured as tri-state output with weak pull-up enabled*. Omission of doing so will affect the quality of your clock signal on pin J3. (Ref: ER0207 - Errata - PolarFire FPGAs: ES Devices, section 3.4, Nov 2018)

The following figure shows the 50-MHz clock oscillator interface




Figure 15 - 50-MHz Clock Oscillator

4.10 User Interface

The Avalanche Board has user LEDs and push-button switches.

4.10.1 User LEDs

The Avalanche Board has two dual-color active-high LEDs that are connected to the PolarFire device. The following table lists the on-board user LEDs.

Avalanche Board Reference	PolarFire FPGA Pin Number	Bank
LED 4 (Green)	D6	Bank 2
LED 4 (Red)	D7	Bank 2
LED 5 (Green)	D8	Bank 2
LED 5 (Red)	D9	Bank 2

Table 5 - User LEDs

4.10.2 Push-Button Switches

The Avalanche Board comes with three active-low push-button tactile switches that are connected to the PolarFire device. The following table lists the on-board push-button switches.





Avalanche Board Reference	PolarFire FPGA Pin Number	Description	Bank
SW1	E13	User Button 1	Bank 2
SW2	E14	User Button 2	Bank 2
SW3	F5	User Reset ¹	Bank 2

Table 6 - Push-Button Switches

4.10.3 Live Probes Header

The Avalanche Board provides an header (P4) called Active Probes. Active Probes enable you to read or change the values of probe points in a design through JTAG. The value of probe points may be changed for various reasons, such as:

- To verify that a reset signal is in the active and required state.
- To test a logic function by writing to a probe point.
- To initiate a state machine transition by quickly setting an input value to isolate a control flow problem.

Active Probes dynamically and asynchronously read or write to any logic element register bit. The probe points of a design are selected using Active Probes option when debugging FPGA Array in Smart Debug. Active Probes are particularly useful for a quick observation of an internal signal.




Figure 16 - Live Probes Header

4.10.4 SFP+ Connector

The Avalanche Board has a SFP+ connector (J11) to support the optical interface with an external interface module. Prior of usage, a SFP Cage needs to be installed on the Avalanche Board.

SFP+ Pin Number - J11	Description	PolarFire FPGA Pin Number	Bank
1	GND		
2	TxFault	D14	Bank 2
3	TxDis	F11	Bank 2
4	SDA	F13	Bank 2
5	SCL	E8	Bank 2
6	ModDef0	F15	Bank 2

¹ Upon depression of the User Reset switch (SW3), LED 11 becomes active.





SFP+ Pin Number - J11	Description	PolarFire FPGA Pin Number	Bank
7	RS0	D16	Bank 2
8	LOS	D17	Bank 2
9	RS1	D16	Bank 2
10	GND		
11	GND		
12	RD-	A19	_
13	RD+	A20	
14	GND		
15	+3.3V		_
16	+3.3V		
17	GND		
18	TD+	B22	
19	TD-	B21	
20	GND		

Table 7 - J11 SFP+ Connector Pinout

4.10.5 Arduino™ Compatible Expansion Headers

The Avalanche Board has an Arduino™ compatible expansion headers to add any Arduino™ compatible interfaces, sensors or devices.

For custom applications, I/O pins 4 to 13 can be used in GPIO differential mode providing a 4-bits data bus and a clock signal through connectors J3 and J7.

Arduino Pin Number - J3	Description	PolarFire FPGA Pin Number	Bank
1	ARD_IO 8	A3 (Diff Clk - N)	Bank 2
2	ARD_IO 9	A2 (Diff Clk - P)	Bank 2
3	ARD_IO 10	A13 (Diff Data 2 - N)	Bank 2
4	ARD_IO 11	A12 (Diff Data 2 - P)	Bank 2
5	ARD_IO 12	A16 (Diff Data 3 - N)	Bank 2
6	ARD_IO 13	A15 (Diff Data 3 - P)	Bank 2
7	GND		_
8	+3.3V		
9	SDA	B8	Bank 2
10	SCL	B7	Bank 2

Table 8 - J3 Arduino Connector Pinout

Arduino Pin Number - J4	Description	PolarFire FPGA Pin Number	Bank
1	Na		·
2	+5.0V		
3	+5.0V		
4	+5.0V		
5	+3.3V		





6	ARD_RESET	E15	Bank 2
7	+3.3V		
8	Na		

Table 9 - J4 Arduino Connector Pinout

Arduino Pin Number - J6	Description	PolarFire FPGA Pin Number	Bank
1	AD_CH0 (MCP9303)		
2	AD_CH1 (MCP9303)		
3	AD_CH2 (MCP9303)		
4	AD_CH3 (MCP9303)		
5	AD_CH4 (MCP9303)		
6	AD_CH5 (MCP9303)		

Table 10 - J6 Arduino Connector Pinout

Arduino Pin Number - J7	Description	PolarFire FPGA Pin Number	Bank
1	ARD_IO 0	F3	Bank 2
2	ARD_IO 1	B10	Bank 2
3	ARD_IO 2	B1	Bank 2
4	ARD_IO 3	A8	Bank 2
5	ARD_IO 4	A7 (Diff Data 0 - N)	Bank 2
6	ARD_IO 5	A6 (Diff Data 0 - P)	Bank 2
7	ARD_IO 6	A5 (Diff Data 1 - N)	Bank 2
8	ARD_IO 7	B4 (Diff Data 1 - P)	Bank 2

Table 11 - J7 Arduino Connector Pinout

4.10.6 MikroBUS™ Compatible Expansion Headers

The Avalanche Board has a MikroBUS $^{\text{M}}$ compatible expansion headers to add any MikroBUS $^{\text{M}}$ compatible interfaces, sensors or devices.

Mikro Pin Number - J8	Description	PolarFire FPGA Pin Number	Bank
1	AN (AD_CH0, MCP9303)		
2	RST	C9	Bank 2
3	CS	D1	Bank 2
4	SCK	D11	Bank 2
5	MISO	D12	Bank 2
6	MOSI	D13	Bank 2
7	+3.3V		
8	GND		_

Table 12 - J8 MikroBUS Connector Pinout





Mikro Pin Number - J9	Description	PolarFire FPGA Pin Number	Bank
9	GND		_
10	+5V		_
11	SDA	C7	Bank 2
12	SDL	C6	Bank 2
13	TX	C5	Bank 2
14	RX	C4	Bank 2
15	INT	C2	Bank 2
16	PWM	C17	Bank 2

Table 13 - J9 MikroBUS Connector Pinout

4.10.7 PMOD™ Compatible Expansion Connector

The Avalanche Board has a PMOD $^{\text{m}}$ compatible expansion connector to add any PMOD $^{\text{m}}$ compatible interfaces, sensors or devices.

PMOD Pin Number - J5	Description	PolarFire FPGA Pin Number	Bank
1	Data 0 - P	B14	Bank 2
2	Data 1 - P	B12	Bank 2
3	Data 2 - P	C11	Bank 2
4	Data 3 - P	B2	Bank 2
5	Ground		
6	VCC (3.3V)		
7	Data 0 - N	B15	Bank 2
8	Data 1 - N	B13	Bank 2
9	Data 2 - N	C12	Bank 2
10	Data 3 - N	В3	Bank 2
11	Ground		
12	VCC (3.3V)		

Table 14 - J5 PMOD Connector Pinout





5 Pin List

For information about all package pins on the PolarFire device, see <u>Package Pin Assignment</u> <u>Table</u>.





6 Board Component Placement

The following figure shows the placement of various components on the Avalanche Board silkscreen.




Figure 17 - Silkscreen Top View




Figure 18 - Silkscreen Botton View





7 Demo Design

For information about how to run the Out-of-The-Box demo, see the Avalanche Development Board Quick Start Guide provided with your kit.





8 Appendix: Programming PolarFire FPGA Using the On-Board FlashPro5

The Avalanche Board includes an on-board FlashPro5 programmer. An external programmer hardware is, therefore, not required to program the PolarFire device. The device can be programmed using the FlashPro software installed on the host PC.

Follow these steps to program an on-board PolarFire device using the on-board FlashPro5 programmer:

- 1. Connect the power supply cable to the J1 connector on the board.
- 2. Connect the USB cable from the host PC to the J2 connector (FTDI port) on the board.

When the board is successfully powered up, the LEDs start glowing.

- 3. On the host PC, start the FlashPro software.
- 4. Click New Project to create a new project.
- 5. In the New Project window, do the following, and click OK:
 - Enter a project name.
 - Select Single device as the programming mode.
- 6. Click Configure Device.
- 7. Click Browse, and select the .stp file from the Load Programming File window.

Note: The programming file is available through Future Electronics support.

8. From the View Programmer pane, select the on-board FlashPro5 programmer, as shown in the following figure.




Figure 19 - Selecting the On-Board FlashPro5

9. Click Program to program the device.

The Programmer List window in the FlashPro software shows the programmer name, programmer type, port, programmer status, and information about whether the programmer is enabled.

10. When the device is programmed successfully, a Run Program PASSED status is displayed.





Disclaimer of Warranty

All materials, information and services are provided "as-is" and "as-available" for your use. Future Electronics disclaims all warranties of any kind, either express or implied, including but not limited to, the implied warranties of merchantability and fitness for a particular purpose, title, or non-infringement. You acknowledge and agree that the reference designs and other such design materials included herein are provided as an example only and that you will exercise your own independent analysis and judgment in your use of these materials. Future Electronics assumes no liability for your use of these materials for your product designs.

Indemnification

You agree to indemnify, defend and hold Future Electronics and all of its agents, directors, employees, information providers, licensors and licensees, and affiliated companies (collectively, "Indemnified Parties"), harmless from and against any and all liability and costs (including, without limitation, attorneys' fees and costs), incurred by the Indemnified Parties in connection with any claim arising out of any breach by You of these Terms and Conditions of Use or any representations or warranties made by You herein. You will cooperate as fully as reasonably required in Future Electronics' defense of any claim. Future Electronics reserves the right, at its own expense, to assume the exclusive defense and control of any matter otherwise subject to indemnification by You and You shall not in any event settle any matter without the written consent of Future Electronics.

Limitation of Liability

Under no circumstances shall Future Electronics, nor its agents, directors, employees, information providers, licensors and licensee, and affiliated companies be liable for any damages, including without limitation, direct, indirect, incidental, special, punitive, consequential, or other damages (including without limitation lost profits, lost revenues, or similar economic loss), whether in contract, tort, or otherwise, arising out of the use or inability to use the materials provided as a reference design, even if we are advised of the possibility thereof, nor for any claim by a third party.