

PolarFire Design Document

ADC (MCP93x3) Demo



rev 1.00.000

1. Overview

The goal of this ADC demo is to provide a starting point to work with the MCP93x3 ADC available on the Avalanche Development Board using a Mi-V softcore system.

Some features of the Avalanche board are included in this design: UART, user LEDs, minimal Wi-Fi interface, pushbuttons and the MCP93x3 interface. On the RISC-V side: Interrupts (External IRQs), MCP93x3 drivers, GPIO and UART configuration and management and access to different memory devices.

2. Description

Platform	Avalanche Development Board	
Target	PolarFire MPF300TS-1FGC484	
Clock(s)	Main: 50MHz	
	MMIO Sub-system: 50 MHz	
FPGA usage	Around 15.5k LUT (5.2%)	

3. Functions

Device	Description	
UART	 Use to communicate/interact with the board. 	
	- Echo values read from the ADC channels.	
System Timer	- Generate a 0.5 Hz heartbeat on the green LED 2.	
Pushbutton #1	- Upon depression, read ADC channel 0 and send it to the host PC	
	serial terminal.	
Pushbutton #2	- Upon depression, read ADC channel 2 and send it to the host PC	
	serial terminal.	

PolarFire – ADC Demo

4. FPGA Blocks Configuration

Device	Configuration		
CoreUARTapb	Configured through Mi-V code (115200 / 8 / 1 / No parity / No		
	Flow Control)		
CoreGPIO_Basic	User pushbutton #1: GPIO_0		
	 INT[0] connected to Mi-V External IRQ 30 		
	User pushbutton #2: GPIO_1		
	 INT[1] connected to Mi-V External IRQ 29 		
	LED 1 green: GPIO_2		
	LED 1 red: GPIO_3		
	LED 2 green: GPIO_4		
	LED 2 red: GPIO_5		
MCP9303_Interface ADC_DR_N input: set to VCC, not using the ADC IRQ fea			
	DATA_IRQN output: not connected to Mi-V core		

5. Memory Description

Memory Device	Type	Size
Mi-V Boot	LSRAM	128KB (32768 x 32 bits)

6. Memory Map

Device	First Address	Last Address
MMIO – UART	0x6000 0000	0x6000 0FFF
MMIO – GPIO (LEDs/Pushbuttons)	0x6000 1000	0x6000 1FFF
MMIO – MCP9303_Interface	0x6000 2000	0x6000 2FFF
Memory – Mi-V Boot (LSRAM)	0x8000 0000	0x8001 FFFF

PolarFire – ADC Demo 2