J8	Function	FPGA Pin	Pin Name	Voltage					
1	AD_CH0	U11(2)	A/D Converter MCP39x3-E/SS CH0	3.3V ma					
2 MIKRO_RST 3 MIKRO_CS 4 MIKRO_SCK 5 MIKRO_MISO		C9 D1 D11 D12	GPIO7PB2/CLKIN_S_5 GPIO244NB2 GPIO20PB2/DQS GPIO20NB2/DQS	3.3V max 3.3V max 3.3V max					
					6	MIKRO_MOSI	D13	GPI023PB2	3.3V ma
					7	+3.3V	-	-	-
					8	GND	-	-	-
9									
1	MIKRO_PWM	C17	GPI028NB2	3.3V					
2	MIKRO_INT	C2	GPI0245NB2	3.3V					
3	MIKRO_RX	C4	GPI0251NB2	3.3V					
4	MIKRO_TX	C5	GPI0255PB2	3.3V					
5	MIKRO_SCL	C6	GPI01PB2	3.3V					
6	MIKRO_SDA	C7	GPI00NB2	3.3V					
7	+5.0V	-	-	-					
8	GND	ı	-	-					
ix Cl	nannel Delta Sigma	A/D Convert	er						
U11	Function	FPGA Pin	Pin Name	Voltage					
18	ADC_DR_N	E11	GPI022PB2	3.3V					
21	ADC_CLK_IN	E10	GPI019NB2	3.3V					
23	ADC_CS_N	E1	GPI0244PB2/CCC_SW_CLKIN_S_0	3.3V					
24	ADC_SCK	E5	GPI0250NB2	3.3V					
25	ADC_SD0	E4	GPI0252NB2/DQS	3.3V					
26	ADC_SDI	E3	GPI0248PB2/CCC_SW_PLL1_0UT1	3.3V					
27	ADC_RST	E16	GPI033NB2	3.3V					
EDs	and User Buttons								
	Function	FPGA Pin	Pin Name	Voltage					
	LED1_GREEN	D6	GPI0254NB2	Active Hig					
	LED1_RED	D7	GPI00PB2	Active Hig					
	LED2_GREEN	D8	GPIO2NB2/DQS	Active Hig					
	LED2_RED	D9	GPIO4NB2	Active Hig					
	USER_BUTTON1	E13	GPI023NB2	Active Hig					
	USER_BUTTON2	E14	GPI024NB2	Active High					

Disclaimer of Warranty

All materials, information and services are provided "as-is" and "as-available" for your use. Future Electronics disclaims all warranties of any kind, either express or implied, including but not limited to, the implied warranties of merchantability and fitness for a particular purpose, title, or non-infringement. You acknowledge and agree that the reference designs and other such design materials included herein are provided as an example only and that you will exercise your own independent analysis and judgment in your use of these materials. Future Electronics assumes no liability for your use of these materials for your product designs.

<u>Indemnification</u>

You agree to indemnify, defend and hold Future Electronics and all of its agents, directors, employees, information providers, licensors and licensees, and affiliated companies (collectively, "Indemnified Parties"), harmless from and against any and all liability and costs (including, without limitation, attorneys' fees and costs), incurred by the Indemnified Parties in connection with any claim arising out of any breach by You of these Terms and Conditions of Use or any representations or warranties made by You herein. You will cooperate as fully as reasonably required in Future Electronics' defense of any claim. Future Electronics reserves the right, at its own expense, to assume the exclusive defense and control of any matter otherwise subject to indemnification by You and You shall not in any event settle any matter without the written consent of Future Electronics.

Limitation of Liability

Under no circumstances shall Future Electronics, nor its agents, directors, employees, information providers, licensors and licensee, and affiliated companies be liable for any damages, including without limitation, direct, indirect, incidental, special, punitive, consequential, or other damages (including without limitation lost profits, lost revenues, or similar economic loss), whether in contract, tort, or otherwise, arising out of the use or inability to use the materials provided as a reference design, even if we are advised of the possibility thereof, nor for any claim by a third party.





Future Electronics – Microsemi Avalanche Quick Start Guide

Product Overview

The Avalanche Development Kit allows developers to quickly prototype for the lowest power mid-range FPGA platform in the market. At the heart of the kit is a 300k LE (logic element) PolarFire non-volatile FPGA from Microsemi. The PolarFire FPGA family is a cost optimized, lowest power mid-range density FPGA family with proven security and exceptional reliability.

The Avalanche Kit is loaded with several key components including the Panasonic WIFI module PAN9320, 64 Mb of Serial Flash, 4Gb DDR3 Synchronous DRAM, VSC8531 Gigabit Ethernet PHY, Embedded FlashPro5 and UART for USB programming on the PF300. In addition, there is a 6-channel, Delta Sigma Analog to Digital Converter, push buttons and LEDs.

Coupled to the PolarFire FPGA are 3 industryleading interface standards to enable developers to implement virtually any design they can imagine:


- I Arduino™ shield
- II mikroBUS™ socket
- III PMod™ Connector/Interface

There are hundreds, if not thousands, of peripherals that can be connected to the Avalanche Kit. Developers can work with all kind sensors, drivers, displays, wireless modules, etc.

The Avalanche board also offers SerDes channels for development purposes.

Board Components

The following key components are found on the Microsemi Avalanche Board.



Rev 1 C

Software Installation

Tools are available for download at https://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc-polarfire#downloads. You can download either Windows or Linux Libero SoC development software. Following are instructions for Windows:

 Download and install the latest revision of Libero SoC (and Service Packs) by following Libero SoC – InstallShield Wizard

License Installation

In order to run Libero SoC, you must first request then install a license.

- A Gold license is required to program the PolarFire Avalanche Kit. A Software ID letter enclosed with the kit contains Software ID and instructions on how to generate a Libero Gold license.
- After you register the SWID, your license will arrive by email
- To install a Node Locked disk ID license in Windows, add or update your LM_ LICENSE_FILE environment variable so it points to the new License.dat file by following the instruction found in: https://www.microsemi.com/document-portal/ doc_download/131602-libero-software-installation-and-licensing-guide

To get schematics, guides, example code, etc., please download from the Product Page of Microsemi Avalanche Kit on www.FutureElectronics.com/MicrosemiAvalanche

The Out-of-The-Box demo based on RISC-V architecture for the Avalanche Development Board

This demo uses the RISC-V soft core processor and requires a Terminal (ie. PuTTY) to interact with it.

Upon board power-up, the **LED 2 Green** will start blinking like a heartbeat at around 2 Hz frequency.

Press **Switch 1** to activate / deactivate the Morse code emitter.

- Upon activation, the message "Morse Emitter on!" will be received on your terminal. From that
 point, any character typed in the Terminal window will be converted in Morse and blinked by
 LED 1 Red on the board.
- When deactivated, Terminal input will be ignored.

Press Switch 2 to activate the Built-In Test routine

Different tests will be launch in succession to test different parts of the board (LEDs, DDR3, etc.) and results will be displayed on the Terminal window. The heartbeat of LED 2 Green will be interrupted during the BIT process.

Tips:

Make sure you can see "FlashPro5 Port" under the Ports section in Windows Device Manager. Take note of the COM port assigned to the device. In your Terminal, use a Serial connection at **Speed:**115200/8/1 with **Parity:** None and **Flow Control:** None.

J3	Function	FPGA Pin	Pin Name		Voltage
1	ARD_IO8	A3	GPI0247NB2	(Diff CLK -)	3.3V
2	ARD_IO9	A2	GPI0247PB2/CLKIN_S_2/CCC_SW_CLKIN_S_2/CCC_SW_PLL1_0UT0	(Diff CLK +)	3.3V
3	ARD 1010	A13	GPI011NB2 (Diff_Data2 -)		3.3V
4	ARD 1011	A12			3.3V
	_		GPIO11PB2/CLKIN_S_7 (Diff_Data2 +)		
5	ARD_I012	A16	GPI029NB2	(Diff_Data3 -)	3.3V
6	ARD_I013	A15	GPIO29PB2/CLKIN_S_9/CCC_SE_CLKIN_S_9	(Diff_Data3 +)	3.3V
7	GND AVDEE	-	-		-
8	ARD_AVREF	_ D0	+3.3V		- 0.01
9	ARD_SDA	B8	GPIO5PB2		3.3V
10	ARD_SCL	B7	GPI01NB2		3.3V
J4			T		
1	NC	-	-		-
2	GND	-	-		-
3	GND	-	-		-
4	+5.0V	-			-
5	+3.3V	-	-		
6	ARD_RESET	E15	GPI033PB2/CCC_SE_CLKIN_S_10/CCC_SE_PLL1_OUT0		3.3V
7	+3.3V	-	-		-
8	NC	-	-		-
J6			,		
1	AD_CH0	U11(2)	A/D Converter MCP39x3-E/SS CH0		3.3V max
2	AD_CH1	U11(5)	A/D Converter MCP39x3-E/SS CH1		3.3V max
3	AD_CH2	U11(6)	A/D Converter MCP39x3-E/SS CH2		3.3V max
4	AD_CH3	U11(9)	A/D Converter MCP39x03-E/SS CH3		3.3V max
5	AD_CH4	U11(10)	A/D Converter MCP39x3-E/SS CH4		3.3V max
6	AD_CH5	U11(13)	A/D Converter MCP39x3-E/SS CH5		3.3V max
J7					
1	ARD_I00	F3	GPI0252PB2/DQS		3.3V
2	ARD_I01	B10	GPI08NB2/DQS		3.3V
3	ARD_I02	B1	GPI0246NB2/DQS		3.3V
4	ARD_I03	A8	GPI05NB2		3.3V
5	ARD_IO4	A7	PIO3NB2 (Diff_Data0 -)		3.3V
6	ARD_I05	A6	GPI03PB2	(Diff_Data0 +)	3.3V
7	ARD_I06	A5	GPI0253NB2	(Diff_Data1 -)	3.3V
8	ARD_I07	B4	GPI0253PB2	(Diff_Data1 +)	3.3V
PM	OD Connectors	,			
J3	Function	FPGA P	in Pin Name		Voltage
1	PMOD_DO_N	B15	GPI027NB2		3.3V
2	PMOD_D1_N	B13	GPI06NB2		3.3V
3	PMOD_D2_N	C12	GPI09NB2		3.3V
4	PMOD_D3_N	B3	GPI0249NB2		3.3V
5	GND	_	-		-
6	+3.3V	_	_		_
7	PMOD_DO_P	B14	GPI027PB2/CLKIN_S_8/CCC_SE_CLKIN_S_8/CCC_SE_PLL0_0UT0		3.3V
8	PMOD_D0_F	B12	GPI06PB2/CLKIN S 4		3.3V
9					
	PMOD_D2_P	C11	GPIO9PB2/CLKIN_S_6		3.3V
10	PMOD_D3_P	B2	GPI0249PB2/CLKIN_S_3/CCC_SW_CLKIN_S_3		3.3V
11	GND	_	-		_